Printer Friendly
The Free Library
19,607,050 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Faraday Adopts Incentia for ASIC Synthesis & Timing Flow.


Business Editors/High-Tech Writers

HSINCHU, Taiwan & SANTA CLARA Santa Clara, city, Cuba
Santa Clara (sän`tä klä`rä), city (1994 est. pop. 217,000), capital of Villa Clara prov., central Cuba.
, Calif.--(BUSINESS WIRE)--June 1, 2004

Runtime Speed and Capacity of Incentia's Logic, Test and Low Power

Synthesis & Timing Software Crucial for High-Performance,

Complex Design Success

Incentia Design Systems, Inc. announced today that Faraday faraday /far·a·day/ (F ) (far´ah-da) the electric charge carried by one mole of electrons or one equivalent weight of ions, equal to 9.649 × 104coulombs.

far·a·day
n.
 Technology Corporation (TAIEX TAIEX Technical Assistance Information Exchange Office (EU)
TAIEX Technical Assistance Information Service
: 3035), a leading fabless ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  service and silicon proven IP provider, has successfully integrated Incentia's software into its ASIC synthesis and timing flow.

"Because our benchmark showed Incentia's logic synthesis The conversion of a high-level electronic circuit description into a list of logic gates and their interconnections, called the "netlist." Every logic synthesis program understands some subset of Verilog and VHDL.  and timing analysis software successfully reduced chip area and greatly shortened run time, we were confident about adopting Incentia's tools into our ASIC flow," said Jim Wang, director of the Design Development Division at Faraday. "Our real design examples showed that Incentia's software achieved high performance and facilitated our customers' projects."

"Faraday is a recognized leader in the ASIC service field," remarked Ihao Chen, President & CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board.  of Incentia. "Their adoption and integration of Incentia's software is an example of how our tools are well-suited for ASIC design."

Faraday joined Incentia's LibCraft(TM) Library partner program in 2001. By integrating Incentia's synthesis and timing tools, Faraday delivers comprehensive ASIC libraries with robust performance. Faraday's customers have gained a significant competitive advantage as a result of the collaboration between Faraday and Incentia.

Incentia's Synthesis and Timing Software Products

Incentia offers three major products for synthesis and timing analysis. TimeCraft(R) is a full-chip, gate-level static timing analyzer, offering fast analysis speed for timing sign-off and Engineering Change Orders (ECOs). DesignCraft(R) is a logic synthesis tool with datapath, test and low power options. DesignCraft Pro(TM) is a physical synthesis tool that solves timing closure issues and shortens turnaround time (1) In batch processing, the time it takes to receive finished reports after submission of documents or files for processing. In an online environment, turnaround time is the same as response time. . All products are based upon a unified timing engine and database and address the ever growing design requirements of speed, performance and capacity.

About Faraday Technology Corporation

Faraday Technology Corporation is a leading silicon IP and fabless ASIC vendor. The company's broad IP portfolio includes 32-bit RISC RISC
 in full Reduced Instruction Set Computing

Computer architecture that uses a limited number of instructions. RISC became popular in microprocessors in the 1980s.
 CPUs, DSPs, high speed I/Os. With more than 500 employees and 2003 revenue of $111 million, Faraday is the largest fabless ASIC company in the Asia-Pacific region. Headquartered in Taiwan, Faraday has service and support offices around the world, including the U.S., Japan, Europe, and China. For more information, please visit: http://www.faraday-tech.com

About Incentia

Incentia Design Systems, Inc. is a leading provider of logic and physical synthesis and timing software that addresses the stringent requirements of runtime, design capacity, timing, area, Design for Test (DFT DFT - discrete Fourier transform ), power consumption, and signal integrity for multi-million-gate SoC designs. Its products are in use at leading systems design, semiconductor companies and design services companies.

Incentia has offices in Santa Clara, California Santa Clara, California (IPA: /ˌsæntəˈklærə/) , founded in 1777 and incorporated in 1852, is a city in Santa Clara County, in the U.S. state of California. , and Hsinchu, Taiwan, as well as distributors in Japan, China, Korea, India, and Israel. For more information, please visit www.incentia.com, email info@incentia.com or call 408-727-8988.

DesignCraft and TimeCraft are registered trademarks and DesignCraft Pro and LibCraft are trademarks of Incentia Design Systems, Inc. All other trademarks and tradenames are the property of their respective holders.
COPYRIGHT 2004 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:9TAIW
Date:Jun 1, 2004
Words:500
Previous Article:Polo Ralph Lauren Promotes Jeffrey Morgan to Division President, Product Licensing.
Next Article:Polo Ralph Lauren Announces David Lauren to Expand Advertising, Marketing and Corporate Communications Responsibilities.
Topics:



Related Articles
Synplicity's ASIC Synthesis Targets High-Performance ASIC Designs.
Faraday Validates Multiple Silicon Intellectual Properties for UMC's 90-nm Process Using Magma Design Flow.
Faraday Selects Seamless from Mentor Graphics for Hardware/Software Co-Verification.
Mentor Graphics Calibre xRC Adopted by Faraday Technology for Parasitic Extraction.
Faraday Adopts Cadence Encounter Platform for Structured ASIC Design.
Magma Announces Support for Faraday's Structured ASIC Platforms; Complete RTL-to-GDSII Flow Proven Using Magma Software and Faraday's MPCA Technology.
Goyatek Picks Incentia's DesignCraft for Synthesis; Fast Runtime & Performance Results Critical for Semiconductor IP Development.
Sandwork Design Chosen by Faraday to Debug Analog and Mixed-Signal Chip Designs.
Faraday Successfully Completes a Range of 130-nm Tapeouts With Cadence Encounter; Cadence Synthesis and Physical Implementation Flow Continues to...
Faraday Selects Verigy V93000 Pin Scale System as Next-Generation Platform for SoC Business.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles