Printer Friendly
The Free Library
19,607,050 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Faraday Adopts Cadence Encounter Platform for Structured ASIC Design.


Business Editors/High-Tech Writers

TAIPEI, China--(BUSINESS WIRE)--Dec. 10, 2003

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) and Faraday Technology Corporation (TAIEX TAIEX Technical Assistance Information Exchange Office (EU)
TAIEX Technical Assistance Information Service
:3035) today announced that Faraday has successfully developed a design implementation flow for its Metal Programmable Cell Array (MPCA MPCA Minnesota Pollution Control Agency
MPCA Motion Picture Corporation of America
MPCA Michigan Primary Care Association
MPCA Metal Programmable Cell Array
MPCA Missouri Primary Care Association
MPCA Midwest Popular Culture Association
) structured ASIC technology, using the Cadence(R) Encounter(TM) digital IC design platform. Cadence is the first EDA vendor to enable Faraday to conduct actual chip implementation methodology with its structured ASIC paradigm.

Structured ASIC Flow with the Encounter(TM) System

Faraday's structured ASIC implementation flow was based on Cadence's leading-edge continuous convergence methodology provided by the Cadence Encounter platform. The flow was successfully validated with an actual test chip tape-out in May 2003. The major benefit of the flow is that it helps Faraday engineers drive its customer design netlist from a structured ASIC floorplan specification to a physical design, with fast and guaranteed timing and signal integrity (SI) closure. The necessary capabilities include silicon virtual prototyping, floorplanning, placement and routing, clock tree synthesis, physical timing optimization, RC extraction, SI crosstalk closure, and physical ECO.

"Our customers can enjoy accelerated development cycles and lower derivation costs by using the winning combination of Faraday's MPCA technology, mass production proven intellectual property (IP) portfolios, and state-of-the-art ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  services," said Hsin Wang, senior technical director of Faraday "Encounter greatly helps us fine-tune designs at an early stage and drives fast design closure on timing, power, and signal integrity," he added.

"We are absolutely delighted to have been selected by Faraday to join them in the utilization of this pioneering structured ASIC technology," said Wei-Jin Dai, vice president of research and development at Cadence. "This successful cooperation highlights our commitment to customer success and further validates the significance of our Encounter platform."

About Faraday Technology Corporation

Faraday Technology Corporation provides leading ASIC/SoC design services and production-proven IPs to customers ranging from system houses and IDMs to IC design houses. The company's broad portfolio of key IPs includes leading products such as RISC RISC
 in full Reduced Instruction Set Computing

Computer architecture that uses a limited number of instructions. RISC became popular in microprocessors in the 1980s.
 CPUs, 16/20/24-bit DSPs, USB USB
 in full Universal Serial Bus

Type of serial bus that allows peripheral devices (disks, modems, printers, digitizers, data gloves, etc.) to be easily connected to a computer.
 2.0, gigabit Ethernet, and Serial-ATA. Faraday's ASIC design services and IPs are widely used in PC peripherals, communication, and digital consumer products. With more than 480 employees and 2002 revenue of 96.2 million USD USD

In currencies, this is the abbreviation for the U.S. Dollar.

Notes:
The currency market, also known as the Foreign Exchange market, is the largest financial market in the world, with a daily average volume of over US $1 trillion.
, Faraday is the largest fabless ASIC design service company in all Asia-Pacific. Headquartered in Hsinchu Taiwan, Faraday offers service and support branch offices around the world, including the U.S., Japan, Europe, and China. For more information on Faraday, please visit http://www.faraday.com.tw

About Cadence

Cadence is the largest supplier of electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics based products. With approximately 5,000 employees and 2002 revenues of approximately $1.3 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CDN. More information about the company, its products and services is available at www.cadence.com.

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. and Encounter is a trademark of Cadence. All other trademarks are the property of their respective owners.
COPYRIGHT 2003 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2003, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:9TAIW
Date:Dec 10, 2003
Words:553
Previous Article:Companies Worldwide Turn to Business Objects for Data Integration.
Next Article:SIGMA-C's Upgraded EUV Lithography Simulation Software Assesses Defect Printability.
Topics:



Related Articles
Cadence First Encounter Selected by Faraday for the Design of Advanced System-on-Chips.
Faraday Selects Seamless from Mentor Graphics for Hardware/Software Co-Verification.
Cadence to support 64-bit Linux computing platforms based on AMD64 processors.
Cadence and Faraday Announce Library Collaboration for Nanometer Design; Complete Set of Libraries Designed to Achieve Efficient Implementation and...
Sandwork Design Chosen by Faraday to Debug Analog and Mixed-Signal Chip Designs.
Fujitsu to Ship Initial Production Volumes of New Structured ASIC Built Using Cadence Encounter.
HiSilicon Technologies Collaborates With Cadence and SMIC to Produce Communications Device; Encounter Digital IC Design Platform Delivers First-Pass...
Kawasaki Micro Improves Timing, Area, Power of ASICs with Cadence Encounter Synthesis; Encounter RTL Compiler Enhanced over 30 Production Tapeouts of...
Faraday Successfully Completes a Range of 130-nm Tapeouts With Cadence Encounter; Cadence Synthesis and Physical Implementation Flow Continues to...
Faraday Adopts Mentor Graphics Eldo as their Internal SPICE Simulator.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles