Printer Friendly
The Free Library
14,716,402 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Extreme DA Collaborates with Japan's STARC to Develop New-Generation Analysis Flow for IC Design.


ICs Designed at the 65-nm and 45-nm Process Nodes Demand a New- Generation Statistical Approach for Faster, Higher-quality Production

PALO ALTO Palo Alto, city, California
Palo Alto (păl`ō ăl`tō), city (1990 pop. 55,900), Santa Clara co., W Calif.; inc. 1894. Although primarily residential, Palo Alto has aerospace, electronics, and advanced research industries.
, Calif. -- Extreme DA[TM] and Japan's leading semiconductor technology research organization -- Semiconductor Technology Academic Research Center (STARC STARC Semiconductor Technology Academic Research Center (Japan)
STARC State Area Command
STARC Student Alliance to Reform Corporations
STARC Somerset Tackling Alcohol Related Crime
STARC St. Albans Amateur Radio Club (St.
) -- are collaborating to jointly develop and validate a variability-aware timing analysis flow for integrated circuits Integrated circuits

Miniature electronic circuits produced within and upon a single semiconductor crystal, usually silicon. Integrated circuits range in complexity from simple logic circuits and amplifiers, about 1/20 in. (1.
 (ICs) manufactured in 65- and 45-nanometer (nm) processes. The flow features Extreme XT[TM] for statistical static timing analysis Conventional static timing analysis (STA) has been a stock analysis algorithm for the design of digital circuits over the last 30 years. However, in recent years the increased variation in semiconductor devices and interconnect has introduced a number of issues that cannot be handled by  (SSTA SSTA Saskatchewan School Trustees' Association
SSTA Scottish Secondary Teachers' Association (Scotland)
SSTA Sea Surface Temperature Anomaly
SSTA Statistical Static Timing Analysis
SSTA Security Seal Testing Authority
), which provides performance and power optimization in conjunction with common IC design toolsets. Extreme DA is the emerging leader in advanced timing analysis software that improves parametric yield and addresses the many process variations in the latest generation of semiconductors.

At advanced process nodes of 65-nm and below, statistical analysis software is required for analyzing device mismatch and global variations. This analysis helps designers understand the impact these effects have on meeting timing targets for their IC designs. STARC has established the correlation between the Extreme XT timing analyzer and SPICE for 65-nm designs, and verified Extreme XT's suitability for the statistical optimization of designs.

"We are committed to analyzing, testing, and delivering advanced tool flows to meet critical issues in manufacturing-aware design," said Nobuyuki Nishiguchi, vice-president and general manager of Development Department-1 at STARC. "Working with innovative and emerging technology leaders like Extreme DA and bringing verified flows to our member companies is a key mission for STARC. The Extreme DA technology is at the leading edge for statistical timing analysis."

"In Japan, STARC is the leader in investigating advanced methodologies and delivering them to its member companies," said Mustafa Celik, president and CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board.  of Extreme DA. "I am pleased we are working closely with STARC to validate our leading statistical timing analysis. We believe the collaboration will result in increased adoption of our signoff timing solution by makers of advanced IC designs."

About STARC

The Semiconductor Technology Academic Research Center (STARC) of Yokohama, Japan, is a research consortium co-founded on December 28, 1995 by major Japanese semiconductor companies. STARC's mission is to contribute to the growth of the Japanese semiconductor industry by developing leading edge System-on-Chip (SoC) design technologies.

STARC shareholders are Fujitsu Limited, Matsushita Electric Industrial Co., Ltd., NEC (NEC Corporation, Tokyo, www.nec.com, www.necus.com) An electronics conglomerate known in the U.S. for its monitors. In Japan, it had the lion's share of the PC market until the late 1990s (see PC 98).

NEC was founded in Tokyo in 1899 as Nippon Electric Company, Ltd.
 Electronics Corporation, Oki Electric Industry Co., Ltd., Renesas Technology Renesas Technology Corporation (ルネサス テクノロジ|  Corporation, Rohm Co., Ltd., Sanyo Semiconductor Co., Ltd., Seiko Epson Seiko Epson Corporation (セイコーエプソン株式会社   Corporation, Sharp Corporation, Sony Corporation, and Toshiba Corporation (company) Toshiba Corporation - A Japanese technology manufacturer with 364 subsidiaries worldwide. Toshiba makes and sells electronics for home, office, industry and health care including information and communication systems, electronic components, heavy electrical apparatus, . For more information about STARC, please visit www.starc.jp.

About Extreme DA

Headquartered in Palo Alto, Calif., venture-funded Extreme DA develops and licenses software products for SoC timing signoff of 65- and 45-nanometer integrated circuits. The company's investors include Foundation Capital, IT-Farm Corporation, and Lanza techVentures. For the latest news and information on Extreme DA, visit www.extreme-da.com or write to info@extreme-da.com.

Extreme DA and Extreme XT are trademarks of Extreme DA. All other legal marks are the property of their respective owners.
COPYRIGHT 2007 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2007, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:May 15, 2007
Words:479
Previous Article:Fitch Expects to Rate Rental Car Finance Corp. Series 2007-1 'AAA'.
Next Article:Hospitality Properties Trust Annual Meeting Results and Renewal of Shareholder Rights Plan.
Topics:



Related Articles
Magma and Tensilica Partner on SoC Design Flow for Diamond Standard Processor Cores.
Extreme DA and UMC Collaborate to Provide Sub 90-Nanometer Variaton-Aware IC Design Flows for Advanced Systems-on-Chips.
PDF Solutions(R) and Extreme DA Collaborate On Technology For Silicon-Accurate Timing and Parametric Yield Sign-Off Of Sub-90 Nanometer...
Mentor Graphics and TSMC Provide TSMC-Qualified Process Design Kit for 0.13 Micron Mixed-Mode and RF Design.(Company overview)
Mentor Graphics and UMC Deliver Analog Mixed-Signal Reference Flow.
Brion Introduces Lithography Awareness to IC Design Flow.
Extreme DA Launches GoldTime: New-Generation Timing Analysis for Full Chip Sign-Off.
Extreme DA Launches GoldTime With ThreadWave Technology: New-Generation Timing Analysis for Full Chip Sign-Off.
Extreme DA's GoldTime for New-Generation Timing Analysis Adopted by Coherent Logix for Full-Chip Timing Sign-Off.
Extreme DA at the 44th Design Automation Conference: At 65-nm and Below, It's Time for a New-Generation of Timing Sign-Off and a Chance to Win an...

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles