Printer Friendly
The Free Library
14,694,658 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

EVE to Provide Hardware-Assisted Verification Platform for Tensilica's Diamond Standard Processor Family.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. & SANTA CLARA Santa Clara, city, Cuba
Santa Clara (sän`tä klä`rä), city (1994 est. pop. 217,000), capital of Villa Clara prov., central Cuba.
, Calif. -- EVE and Tensilica,(R) Inc., today announced that Tensilica's new Diamond Standard family of processor cores will be made available pre-programmed into EVE's hardware-assisted verification platform to offer a fast prototyping vehicle to generate embedded software for system-on-chip (SoC) design.

Tensilica customers can purchase EVE's ZeBu-Diamond that includes a single Xilinx Virtex 4 field programmable gate array See FPGA.  (FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market. ) pre-loaded with one of Tensilica's Diamond cores. The debugger in Xtensa Xplorer(TM), Tensilica's integrated development environment See IDE.

integrated development environment - interactive development environment
, is linked to ZeBu-Diamond to provide hardware/software co-verification and to dramatically accelerate overall SoC verification and debugging. The combination of EVE's automatic compiler technology for mapping SoCs to FPGAs and Tensilica's high-performance Diamond Standard processors ensures that design teams will have access to a unified hardware system debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits.  and software validation environment.

"Combining Tensilica's Diamond family with the latest-generation ZeBu zebu (zē`by), domestic animal of the cattle family, Bos indicus, found in parts of E Asia, India, and Africa.  will give software programmers a much-needed head start in generating embedded software," says Lauro Rizzatti, worldwide marketing vice president and general manager of EVE-USA. "Our relationship with Tensilica is long standing and successful, and we are pleased to be a preferred emulation platform partner for the Diamond Standard series of processors. We believe this product combination will be successful."

"Product teams want to start software development as early in the design cycle as possible", states Steve Roddy, Tensilica's vice president of marketing. "We highly recommend EVE's ZeBu Diamond platform for customers of our high-performance Diamond Standard Processors."

Pricing and Availability

EVE is the preferred supplier of fast prototyping products for the Tensilica Diamond Standard family of processor cores. ZeBu-Diamond is available from EVE and is shipping now at $15,000 per board.

For more information, contact Lauro Rizzatti. He can be reached at (408) 881-0440 or via email at lauro@eve-team.com. More details can be found at the EVE website located at: http://www.eve-team.com.

About EVE

EVE offers the fastest verification and most cycles per dollar by combining the best aspects of traditional emulation and rapid prototyping systems into a single, unified environment for ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  and SoC debugging, and embedded software validation. Its headquarters in the United States is San Jose, Calif. Telephone: (408) 881-0440. Fax: (408) 904-5800. Its corporate headquarters is located in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Email: info@eve-team.com. Website: http://www.eve-team.com.

About Tensilica

Tensilica offers the broadest line of controller, CPU CPU
 in full central processing unit

Principal component of a digital computer, composed of a control unit, an instruction-decoding unit, and an arithmetic-logic unit.
 and specialty DSP (1) (Digital Signal Processor) A special-purpose CPU used for digital signal processing applications (see definition #2 below). It provides ultra-fast instruction sequences, such as shift and add, and multiply and add, which are commonly used in math-intensive  processors on the market today, in both an off-the-shelf format via the Diamond Standard series cores and with full designer configurability with the Xtensa processor family. Tensilica's low-power, benchmark proven processors have been designed into high-volume products at industry leaders in the digital consumer, networking and telecommunications markets. All Tensilica processor cores are complete with a matching software development tool environment, portfolio of system simulation models, and hardware implementation tool support. For more information on Tensilica's patented approach to the creation of application-specific building blocks for SOC design, visit www.tensilica.com.

EVE acknowledges trademarks or registered trademarks of other organizations for their respective products and services.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Feb 20, 2006
Words:514
Previous Article:South Carolina Practice Chooses Per-Se Technologies to Improve Pathology Reimbursement.
Next Article:TDT and IGT - A Winning Combination; 2005 Was a Year of Growth and Expansion.
Topics:



Related Articles
Tensilica claims Xtensa processor beats all other processor cores.(Xtensa V processor)
Xilinx and Tensilica announce configurable processor support for programmable systems design.
Sophia Systems Provides JTAG Emulators and mITRON OS for Tensilica's Diamond Standard Processors.
Morgan Kaufmann Publishes Tensilica Book Targeting SOC Designers; Author Steve Leibson's ''Designing SOCs With Configured Cores: Unleashing the...
EVE Joins Power.org Open Community; Membership Reinforces EVE's Commitment to PowerPC Technology, Supports Power Architecture as Open...
Micrium uC/OS-II RTOS Support Now Available for Tensilica's Diamond Standard and Xtensa Configurable Processors.
Afa Adopts Tensilica's Xtensa Configurable Processor.
CoWare and Tensilica Deliver Breakthrough ESL Design Environment for Tensilica-Based Platforms.
Penstar Technology Licenses Tensilica's Diamond Standard 330HiFi Audio Processor Core for AVS Standard in China.
Tallika Becomes Tensilica Configurable Processor Authorized Design Center.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles