Printer Friendly
The Free Library
19,604,530 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

DongbuAnam Semiconductor and Synopsys Jointly Develop 130nm Reference Flow; Galaxy-based Reference Flow Based on Synopsys' Galaxy Design Platform Addresses Power Management and Signal Integrity Closure for Deep Submicron Designs.


SEOUL, South Korea -- DongbuAnam Semiconductor Inc. (KSE KSE Karachi Stock Exchange
KSE Kuwait Stock Exchange
KSE Korea Stock Exchange
KSE Kernel Scheduler Entities
KSE Kill Switch Engage (band)
KSE Kuat Systems Engineering (Star Wars) 
:001830), one of the world's largest pure-play wafer foundries, today announced that it has worked with Synopsys, Inc. to jointly develop a reference flow for DongbuAnam's 130-nanometer (nm) process. Synopsys Professional Services (job) professional services - A department of a supplier providing consultancy and programming manpower for the supplier's products.  collaborated with DongbuAnam engineers to develop an optimized 130-nm RTL-to-GDSII design flow, named DAS Ref 130.1, based on Synopsys' Galaxy(TM) Design Platform. The result of this development is an easy-to-adopt reference flow, which addresses key 130-nm design challenges such as power management and signal integrity closure. DongbuAnam's customers now have immediate access to the DAS Ref 130.1 reference flow, which is expected to speed time to quality results.

"We are pleased to complete this collaboration with Synopsys to give our customers access to a leading EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  IC design platform for our advanced 130nm GL130S process technology," said Dr. Heung-Joon Park at DongbuAnam. "The availability of this jointly developed reference flow is well timed Adj. 1. well timed - done or happening at the appropriate or proper time; "a timely warning"; "with timely treatment the patient has a good chance of recovery"; "a seasonable time for discussion"; "the book's publication was well timed"  to support new 130-nm chip designs targeting communications and digital consumer electronics applications. We look forward to ongoing collaboration with leading EDA firms such as Synopsys to help ensure our customers have a clear path to get their complex chips to market in a predictable way."

The reference flow incorporates the following Galaxy Design Platform tools: Design Compiler(R) logic synthesis product and DesignWare(R) Library for RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  synthesis, power optimization and test logic insertion; JupiterXT(TM) floorplanning product for rapid design planning, power network synthesis and initial IR-drop analysis; Physical Compiler(R) physical synthesis product for power-aware physical synthesis; Astro(TM) advanced physical design system for SI and EM-aware clock-tree synthesis and routing; AstroRail(TM) power integrity analysis, implementation and verification tool for IR-drop and EM analysis; industry standards Star-RCXT(TM), PrimTime(R) and PrimeTime SI tools for parasitic extraction and SI-aware timing sign-off; Hercules(TM) PVS PVS 1 Persistent vegetative state, see there 2. Pulmonary valve stenosis  physical verification Physical verification

A procedure auditors use to ensure that inventory recorded in the book is correct by actually checking out the physical inventory.
 product; and TetraMAX(R) automatic test pattern generation ATPG (acronym for both Automatic Test Pattern Generation and Automatic Test Pattern Generator) is an electronic design automation method/technology used to find an input (or test) sequence that, when applied to a digital  and yield diagnostics product. The advanced features of these tools embedded in the reference flow provide designers proven capabilities for addressing 130nm design issues and enable more predictable tape outs to DongbuAnam's foundry. The DAS Ref 130.1 reference flow is available now. For details, please contact DongbuAnam at design@dsemi.com.

About DongbuAnam Semiconductor

DongbuAnam Semiconductor, one of the largest pure-play wafer foundries in the world, specializes in world-class CMOS (Complementary Metal Oxide Semiconductor) Pronounced "c-moss." The most widely used integrated circuit design. It is found in almost every electronic product from handheld devices to mainframes.  wafer processing that enables System-on-Chip implementations which integrate the most advanced logic, analog, and mixed-signal technologies. Through close working relationships with strategic partners, DongbuAnam offers a broad range of services that augment its world-class wafer manufacturing capabilities. DongbuAnam is a key global supplier within Korea's well-established semiconductor manufacturing infrastructure. For more information, visit http://www.dsemi.com.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Nov 4, 2005
Words:441
Previous Article:A Review of Different Aspects of the Optical Disk Drives Industry in Taiwanese Including, for Example, Production Location, Product Destination and...
Next Article:Del Global Technologies Appoints Christopher N. Japp President of Del Medical Systems Group; Mr. Japp To Lead Company's Strategic Global Sales...
Topics:



Related Articles
ARM AND SYNOPSYS REDUCE TIME-TO-MARKET FOR ARM CORE-BASED DESIGNS.
TSMC and Synopsys Collaborate to Address Signal Integrity Closure Issues for Nanometer Technology.
Synopsys Galaxy Design Platform Enhanced with SoCBIST Solution for Core-Based Designs.
Philips standardizes on Synopsys' digital front-end design platform for advanced process technologies.
Synopsys Enhances Galaxy Design Platform with Comprehensive Signal Integrity Solution.
Agere Systems Uses Synopsys' Galaxy Design Platform to Tape Out Network Processor; Astro, Jupiter, Star-RCXT, and Physical Compiler Used to Tape Out...
Synopsys and Artisan Collaborate To Offer Broad Library Support For Signal Integrity, Test, Power And Physical Verification.
Artisan to Present Low-Power Solutions at Synopsys' Galaxy Power Seminars; Seminars Help IC Designers Realize Power-Efficient Designs.
ARM, Artisan, National Semiconductor, Synopsys and UMC Collaborate on Comprehensive Low-Power SoC Solution.
Sequence Partners with DongbuAnam to Create Power-Aware Reference Flow; Leading Foundry Taps Sequence to Produce EDA Power Management and Integrity...

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles