Printer Friendly
The Free Library
19,607,050 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Design for Debug Meeting to Be Held at 42nd Design Automation Conference.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. -- An open meeting to discuss the requirements of design for debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits.  (DfD) products and methodologies will be held during the 42nd Design Automation Conference next month in Anaheim, Calif. Meeting organizers will also announce the formation of a new DfD Consortium to facilitate the functional debug of silicon devices mounted in the target system (referred to as "in situ In place. When something is "in situ," it is in its original location. "). A hosted cocktail hour will follow.
Date: June 13th, 2005

        Time: 5:00pm - 6:30 p.m.

        Location: Anaheim Convention Center, Room 204A
                  Anaheim, California


All interested parties are encouraged to attend, including:

--Vendors of DfD-related offerings such as software, intellectual property, hardware ports and methodology training;

--Electronic system/chip designers with DfD experience and/or interest;

--Industry consultants, standards organizations and associations; and

--Market research analysts and trade media.

About Novas

Novas Software Novas Software was founded in 1996 by Dr. Paul Huang to address the ongoing problem of debugging chip designs. Since then, Novas has grown to employ over 130 people with office locations across the world including Texas, New Hampshire, the United Kingdom, Japan, Korea, India, , Inc. is the leading provider of robust, tool-independent design debug systems to companies designing complex ICs, embedded processing platforms and SoCs. Novas' products dramatically reduce the time it takes for engineers to locate, isolate and solve the root causes of functional design and verification problems. Novas has been ranked first in customer satisfaction for three consecutive years in a comprehensive EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  study published by CMP CMP (cytidine monophosphate): see cytosine.


(1) (CMP Media LLC, Manhasset, NY, www.cmp.com) Part of United Business Media, CMP is a leading integrated media company that offers a wide variety of publications and services in the information
. There are more than 12,000 Novas systems installed worldwide by over 400 companies and 40 partners utilizing Novas technology in their products today. Novas is headquartered in San Jose, Calif. with offices in Europe, Japan and Asia-Pacific. For more information, visit http://www.novas.com or email info@novas.com.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Jun 1, 2005
Words:252
Previous Article:New Jersey Natural Gas Seeks Approval to Adjust Natural Gas Prices; Adjustment Requested Because of Higher Wholesale Natural Gas Prices.
Next Article:Enterra Solutions, New Rule Sets Project Announce Strategic Alliance.



Related Articles
ADVISORY/Novas Demonstrates Internet Design Collaboration Solution and Mixed-Language Debugging At Design Automation Conference.
@HDL RELEASES ENHANCED VERSION OF VERILOG DEBUGGING TOOL.
Nominations Now Being Accepted for the Marie R. Pistilli Women in EDA Achievement Award Honors Individuals Who Have Contributed to the Advancement of...
42nd Design Automation Conference Names Exhibitor Liaison Committee.
Jasper Design Automation Enables 100% Actual Coverage for VHDL Users.
Design Automation Conference Professional Development Fund to Award More than $165,000.
42nd Design Automation Conference Offers Five Full-day Tutorials Friday, June 17.
Concept Engineering's T-Engine Empowers Visual Debugging in imPROVE-TLL, TransEDA's Functional Abstraction Tool.
New Industry Consortium Tackles Silicon Debug; Companies Collaborate to Define Requirements and Accelerate Adoption of Design-for-Debug Methodologies.
More than 10,000 Attend 42nd Design Automation Conference in Anaheim.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles