Printer Friendly
The Free Library
19,607,050 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Denali Announces New I/O Solution for High-Speed Memory Data Transmission; TriCN Partnership Provides Key I/O Technology for Databahn-Based Memory Systems.


Business/Technology Editors

PALO ALTO Palo Alto, city, California
Palo Alto (păl`ō ăl`tō), city (1990 pop. 55,900), Santa Clara co., W Calif.; inc. 1894. Although primarily residential, Palo Alto has aerospace, electronics, and advanced research industries.
, Calif.--(BUSINESS WIRE)--Nov. 12, 2001

Denali Software Denali Software, Inc. is an American software company, based in Palo Alto, California. The company produces electronic design automation (EDA) software and intellectual property (IP) design cores for memory and other standard interfaces. , Inc., the leader in high-performance memory subsystem design and verification, today announced it has partnered with TriCN, a leading supplier of application-specific I/O (Input/Output) The transfer of data between the CPU and a peripheral device. Every transfer is an output from one device and an input to another. See PC input/output.

I/O - Input/Output
 technology, to deliver high-speed SSTL-2 I/O pads optimized for Denali's Databahn(TM) configurable memory processor technology.

The high-speed I/O pad solution from TriCN is designed for new high-speed memory systems required in networking applications, such as routing and switching, as well as other high data-bandwidth applications including computing and consumer electronics.

"Physical implementation is a critical piece of the puzzle for high-performance memory system design," affirms Kevin Silver, vice president of marketing for Denali Software. "Working with TriCN gives us the ability to address this issue and provide the highest quality I/O solution for our Databahn customers."

Ever increasing amounts of data are being transmitted over networks, switched, and processed by computing equipment. The required increase in data transmission speeds to satisfy these demands also introduces increased sensitivity to electrical noise, greatly affecting system performance. One of the most troublesome areas lies at the system's interface to memory. Designers struggle to manage the signal integrity issues associated with high-bandwidth communications to external memory components such as Double-Data-Rate SDRAM (Synchronous DRAM) A type of dynamic RAM (DRAM) memory chip that has been widely used since the late 1990s. SDRAM chips eliminated wait states by dividing the chip into two cell blocks and interleaving data between them.  (DDR-SDRAM DDR-SDRAM - Double Data Rate Random Access Memory ), which now regularly exceed 600MHz (MegaHertZ) One million cycles per second. It is used to measure the transmission speed of electronic devices, including channels, buses and the computer's internal clock. A one-megahertz clock (1 MHz) means some number of bits (16, 32, 64, etc.  data transfer rates. The problem is further complicated by the fact that most I/O pads are not designed with the specific constraints of the system, forcing engineers to spend additional time to implement and tune them for their application.

Denali's solution combines Denali's Databahn memory processor with TriCN's SSTL-2 I/O pads. Pads are Application Specific I/Os, pre-qualified against a full range of printed circuit board (PCB PCB: see polychlorinated biphenyl.
PCB
 in full polychlorinated biphenyl

Any of a class of highly stable organic compounds prepared by the reaction of chlorine with biphenyl, a two-ring compound.
) impedance, PCB route symmetry, terminator (1) A character that ends a string of alphanumeric characters.

(2) A hardware component that is connected to the last peripheral device in a series or the last node in a network.
 tolerance, and topology topology, branch of mathematics, formerly known as analysis situs, that studies patterns of geometric figures involving position and relative position without regard to size.  for a given operating frequency and memory size. To ensure optimal and reliable performance, the SSTL-2 I/O pads are packaged with signal integrity and timing analysis and a complete set of design references specifically for use with Denali's Databahn memory processor.

"We are very excited about formalizing our relationship with Denali because it offers customers a complete solution," says Ron Nikel, TriCN's founder and chief technology officer (CTO (Chief Technical Officer) The executive responsible for the technical direction of an organization. See CIO and salary survey. ). "By providing signal integrity, timing analyses, and reference design rules with the TriCN SSTL-2 I/O pads, customers gain two key benefits: maximum speed/reliability for the system-level interface and a tremendous savings in overall development time."

Pricing and Availability

The I/O pad solution is available immediately from Denali Software. Pricing starts at $150,000 U.S. list, and depends upon clock speed and process technology.

Contact Kevin Silver for more details. He can be reached via at (512) 454-7004, Ext, 230 or via email at kevin@denali.com.

About Databahn

Databahn is the industry's first configurable memory processor. With Databahn, designers can configure the performance of their memory subsystem based on the type of memory components used and memory access characteristics of their system. Databahn's online configuration environment enables designers to explore design tradeoffs, analyze product performance, and evaluate memory architectures early in the design cycle.

To ensure compatibility with all the latest DRAM memory technologies, Databahn's online configuration process is tightly integrated with a database of more than 3000 memory components at www.eMemory.com. Designers also use the web-based interface to automatically generate and export the synthesizable IP and related verification IP for their particular design and verification environment. Denali partnered with key customers and semiconductor memory vendors to develop Databahn. As a result, Databahn is a highly integrated, market-focused solution for high-performance memory subsystems.

About Denali Software, Inc.

Denali Software Inc. is the world's largest provider of comprehensive solutions for memory system selection, design, integration, and verification. Denali enables memory selection and memory processor configuration through its dedicated online infrastructure at eMemory.com. More than 400 companies worldwide use Denali's tools, technology, and services to efficiently integrate new memory technologies into complex system designs for communication, consumer, and computer products. For more information, contact Denali at http://www.denalisoft.com or call (650) 325-7241.

About TriCN

TriCN (tri-see-n) specializes in high-performance interface IP, supported by signal integrity, circuit design, and system electrical packaging and integration. TriCN has created a family of Application-Specific I/Os (ASI/O), which increases speed and data transmission for a broad range of interfaces and applications. These I/Os are validated and complete interfaces, refined to meet the particular needs of these applications. This approach saves valuable IC and system development time and cost. Formed in 1997, clients for TriCN's products and services include Philips Semiconductor (NYSE NYSE

See: New York Stock Exchange
:PHG), Silicon Graphics (NYSE: SGI (SGI, Sunnyvale, CA, www.sgi.com) A manufacturer of workstations and servers, founded in 1982 by Jim Clark. The company was founded as Silicon Graphics, Inc., but changed to its acronym in 1999. ) MIPS (Million Instructions Per Second) The execution speed of a computer. For example, .5 MIPS is 500,000 instructions per second; 100 MIPS is a hundred million instructions per second.  Technology (NASDAQ NASDAQ
 in full National Association of Securities Dealers Automated Quotations

U.S. market for over-the-counter securities. Established in 1971 by the National Association of Securities Dealers (NASD), NASDAQ is an automated quotation system that reports on
:MIPS) Terawave Communications, and over 50 other companies. For more information about TriCN, please visit www.tricn.com

All trademarks mentioned herein are the property of their respective owners.
COPYRIGHT 2001 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2001, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Nov 12, 2001
Words:793
Previous Article:Cougar Mountain Software Introduces Financial Software Solutions At COMDEX 2001.
Next Article:COMDEX: JNI Corporation Debuts 2 Gb Native Mode 133 MHz PCI-X Fibre Channel HBA For Windows NT & 2000, Solaris Servers.
Topics:



Related Articles
Rambus and Denali Sign License Agreement; Denali Integrates Rambus' Memory Controller IP into Databahn.
Denali's Memory Processor Technology Chosen By Clearwater Networks; Memory Processor Enables Clearwater to Achieve Optimal Performance From Their...
Corrent Corp. Signs Multi-Year Agreement with Denali to Develop High-Performance Memory Subsystems.
Lantern Communications Selects Denali's Memory Processor for High-Speed Memory Subsystem Design; Lantern Uses Databahn to Reduce Time to Market for...
Denali Delivers Online Performance Analysis for Configurable Memory Processors.
Avnet Design Services and Denali Software Announce Development and Distribution Agreement.
New video networking chips use high-performance memory controller cores from Denali.
Denali and open core announce the OCP compliant Databahn memory controllers.
Unisys selects Denali for PCI Express interface development.
Cray implements Denali's Databahn memory controller cores, uses MMAV software for memory modeling and simulation.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles