Printer Friendly
The Free Library
19,607,050 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Denali's Databahn Memory Controllers Deliver Bandwidth for Optical Networking Chips.


Business Editors/High-Tech Writers

PALO ALTO, Calif.--(BUSINESS WIRE)--Dec. 2, 2002

Azanda Network Devices leverages Databahn memory controllers

in its single-chip OC-48 Traffic Manager and ATM SAR (Segmentation And Reassembly) The protocol that converts data to cells for transmission over an ATM network. It is the lower part of the ATM Adaption Layer (AAL), which is responsible for the entire operation. See AAL.

SAR - segmentation and reassembly
 

Denali Software, Inc., the leading provider of semiconductor intellectual property (SIP) and engineering design automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) tools for memory system design and verification, today announced that its Databahn(TM) memory controller cores are used in Azanda Network Devices Scimitar(TM) AZ61100 OC-48 Traffic Manager/ATM SAR. Azanda configured the on-chip Databahn memory controllers to provide 400 MHz (MegaHertZ) One million cycles per second. It is used to measure the transmission speed of electronic devices, including channels, buses and the computer's internal clock. A one-megahertz clock (1 MHz) means some number of bits (16, 32, 64, etc.  data transfers from DDR-SDRAM DDR-SDRAM - Double Data Rate Random Access Memory  memory devices operating at 200 MHz. Azanda's Scimitar chip performs traffic management and ATM segmentation and re-assembly (SAR) functions at full-duplex OC-48 speeds, delivering a total aggregate bandwidth of 5 gigabits per second (Gbps).

"Databahn is the most comprehensive IP solution available for high-speed memory system design," said Kevin Silver, vice president of marketing for Denali. "We're providing silicon-proven memory controller cores that are fully configurable to meet a broad range of performance and interface requirements, and we support our customers with everything necessary for successful implementation--from pre-hardened memory PHY See physical layer and physical.  cores, to specialized I/O (Input/Output) The transfer of data between the CPU and a peripheral device. Every transfer is an output from one device and an input to another. See PC input/output.

I/O - Input/Output
 pads. Azanda's success with Databahn in its Scimitar product is yet another example of how our IP infrastructure can deliver memory systems for even the highest-bandwidth applications."

"We have had great success with Denali's Databahn memory controller in our networking SAR & Traffic Manager products," said Kaushik Patel, vice president of engineering at Azanda Network Devices. "The quality of customer support and turnaround time (1) In batch processing, the time it takes to receive finished reports after submission of documents or files for processing. In an online environment, turnaround time is the same as response time.  on technical issues was outstanding. We configured the Databahn core for a 64-bit interface to DDR-SDRAM running at 200 MHz, and it was fully functional at speed in first silicon. Based on our success with the Databahn in our Scimitar(TM) chips, we have chosen to use Denali memory controllers in our next generation Saber(TM) product family of Traffic Managers and ATM SARs."

About Databahn

The Databahn solution enables designers to customize a memory controller core to meet performance and interface requirements for their ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  application. Customization is supported through an online infrastructure at Denali's eMemory.com site. A browser-based GUI (Graphical User Interface) A graphics-based user interface that incorporates movable windows, icons and a mouse. The ability to resize application windows and change style and size of fonts are the significant advantages of a GUI vs. a character-based interface.  enables fast efficient configuration of various performance and interface options, and also enables simulation-based performance validation. To ensure compatibility with all the latest high-speed memory technologies, the configuration process is tightly integrated with Denali's database of memory component specifications, including all the latest DDRII-SDRAM, DDR-SDRAM, FCRAM FCRAM Fast Cycle Random Access Memory
FCRAM Fast Cycle Ram
, RLDRAM (storage) RLDRAM - (Reduced Latency DRAM) A kind of dynamic random access memory. RLDRAM comes in "common IO" and "separate IO" configurations. It supports broadside addressing. It is typically used in networking gear and set-top boxes that require high bandwidth memory. , and DDR/QDR-SRAM devices. Deliverables include: RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  and synthesis scripts, verification testbench, static timing analysis (STA) scripts, programmable register settings, and documentation. The silicon-proven Databahn IP is library independent and covers solutions from .18-micron to .08-micron technologies, and DRAM device frequencies from 100-400MHz (200-800MHz data rate).

About Denali Software, Inc.

Denali Software, Inc. is the world's largest provider of semiconductor intellectual property (SIP) and engineering design automation (EDA) tools for memory system design and verification. Denali's eMemory.com houses the industry's largest database of memory component information, and provides an online infrastructure for memory selection, memory controller IP configuration, and memory model access. More than 400 companies worldwide use Denali's EDA tools, semiconductor IP, and memory market information services to plan and develop memory systems for communications, consumer, and computing products. For more information, please visit www.denali.com, or contact Denali directly by email or phone at: info@denali.com or 650/461-7200.

About Azanda Network Devices, Inc.

Azanda Network Devices is an innovator in the development of silicon products for managing the way traffic is processed in access, edge and core networks. Azanda's high-performance Scimitar(TM) and Saber(TM) product families help OEMs leverage their existing investments in systems and accelerate their product time to market. Additional information on Azanda can be found at www.azanda.com, or by contacting company headquarters in Sunnyvale, Calif., at 408/720-3100.

Note to Editors: All trade names are either registered trademarks or trademarks of their respective holders.
COPYRIGHT 2002 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Dec 2, 2002
Words:642
Previous Article:Mobile Automation and IntelliMark Partner for It Services Solution; Partnership Extends Mobile Lifecycle Management to IntelliMark Customers.
Next Article:Symantec Survey Reveals Growing Concerns Over Spam; Consumers Cite Spam as Offensive, Time-Consuming, and Difficult to Control.
Topics:



Related Articles
Denali Launches Databahn Memory Subsystem Generator; Databahn Automatically Generates Memory Controller Cores for New DRAM Technologies.
Corrent Corp. Signs Multi-Year Agreement with Denali to Develop High-Performance Memory Subsystems.
Lantern Communications Selects Denali's Memory Processor for High-Speed Memory Subsystem Design; Lantern Uses Databahn to Reduce Time to Market for...
Avnet Design Services and Denali Software Announce Development and Distribution Agreement.
New video networking chips use high-performance memory controller cores from Denali.
Denali and open core announce the OCP compliant Databahn memory controllers.
Denali to Supply DDR Memory Solutions for HP Imaging and Printing Product Designs.
Unisys selects Denali for PCI Express interface development.
Cray implements Denali's Databahn memory controller cores, uses MMAV software for memory modeling and simulation.
Sonics and Denali Team on Platform Approach for Consumer SoC Designs.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles