Printer Friendly
The Free Library
14,581,301 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

DAFCA Announces Availability of ClearBlue(TM) Debug Infrastructure IP and Software Product Family; Recently Patented Technology Enables Accelerated Post-Silicon SoC Debug, Diagnosis and Validation.


FRAMINGHAM, Mass. -- DAFCA, Inc., the leading vendor of on-chip reconfigurable debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits.  infrastructure, announces the production release of ClearBlue(TM) version 2006.1. The ClearBlue product suite contains software modules and silicon debug infrastructure intellectual property (IP) that has been specifically developed to address the post-silicon validation challenges of nano-era semiconductor product design. System-on-Chip (SoC) design teams can incorporate ClearBlue's patented, reconfigurable fabric during RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  development, enabling powerful at-speed observation, diagnosis, and debug that accelerates validation and system-level bring-up with early silicon engineering samples.

Driven by the overwhelming challenges of delivering working silicon in a timely fashion for 90nm and smaller process nodes, leading-edge design teams have recognized the significant benefits of utilizing on-chip debug as a key component of their product success strategy. The production release of ClearBlue marks the culmination of the collaborative development partnerships that DAFCA has established with a select group of top-tier integrated device manufacturers, fabless semiconductor vendors and university partners, and now allows the broader design community access to the breakthrough technology pioneered by DAFCA.

Pre-silicon, the ClearBlue Instrumentation Studio software delivers a user-directed environment for insertion of the reconfigurable debug instruments (ReDI(TM)) into the SoC RTL. Post-silicon, the ClearBlue Debugger offers a wide spectrum of configurable, at-speed analysis capabilities, including signal trace, on-chip logic analyzers, event- and assertion-based debug, and performance monitoring, that all feed directly into standard graphical debug software formats, including FSDB FSDB Florida School for the Deaf and Blind
FSDB Filesystem Database
FSDB Finance Service Delivery Branch
 and VCD See Video CD.

VCD - Video Compact Disc
. ClearBlue supports the standard IEEE (Institute of Electrical and Electronics Engineers, New York, www.ieee.org) A membership organization that includes engineers, scientists and students in electronics and allied fields.  JTAG (Joint Test Action Group) An IEEE standard for boundary scan technology. See scan technology.

JTAG - Joint Test Action Group
 port for communication and control of the ReDI enabled SoC designs.

AVAILABILITY

ClearBlue 2006.1 is available today for use with Verilog and VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction.  designs, running on Linux workstations. ClearBlue is tightly integrated with existing RTL-based design flows and interoperates with the tool suites of the major EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  vendors. Pricing information for the ClearBlue software modules and ReDI instrumentation library access can be obtained by contacting DAFCA. DAFCA also provides fee-based technical services covering instrumentation plan development, insertion and verification support, and development of custom instrumentation.

DAFCA AT DAC See D/A converter and discretionary access control.

DAC - Digital to Analog Converter
 2006

DAFCA will be participating at the upcoming Design Automation Conference, July 24-28, at the Moscone Convention Center in San Francisco San Francisco (săn frănsĭs`kō), city (1990 pop. 723,959), coextensive with San Francisco co., W Calif., on the tip of a peninsula between the Pacific Ocean and San Francisco Bay, which are connected by the strait known as the Golden , exhibiting at booth #4155. Dr. Miron Abramovici, DAFCA Chief Technical Officer and founder, will be participating at two technical sessions:

--Tuesday, July 25, 10:30am: In the Special Technical Session entitled, Why Doesn't My System Work?, will present a paper entitled, "A Reconfigurable Design-for-Debug Infrastructure for SoCs."

--Friday, July 28, 9am: A full-day tutorial session, "From Basic to Advanced Techniques for Silicon Debug and Diagnosis", in conjunction with personnel from ARM and Intel.

ABOUT DAFCA

DAFCA, Inc. is a design automation software company that shortens post-silicon SoC validation and in-system bring-up. The DAFCA ClearBlue software suite and instrumentation library allows design teams to incorporate our patented reconfigurable debug infrastructure into their designs to observe, discover and diagnose functional errors at-speed, leading to dramatically lower development costs and accelerated time to volume silicon. Learn more about the company at www.dafca.com.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Jul 3, 2006
Words:490
Previous Article:Dividend Capital Total Realty Trust Announces Acquisition of Northern California Office Park.
Next Article:Dialog Semiconductor Launches First Integrated Power Management and Stereo Audio IC for Mobile Application Processors.
Topics:



Related Articles
Mentor Graphics and MIPS Technologies Unveil Complete Solution for Pre- to Post-Silicon SoC Development.
Aptix Announces Unprecedented 1.8 Million Gate Block-Based Prototyping System.
New Quickturn Emulation and Prototyping Technology Delivers Breakthrough Performance, Productivity, and Flexibility for Verification of Complex Chips...
Aptix Corporation Announces Software Integration Station; New Product Enables Software Developers to Accelerate Code Development and Improve...
CAST and FS2 Partner to Provide Advanced Debug Capabilities for SoC Designs; New Debugging Option Now Available for 8051-Compatible Embedded...
@HDL RELEASES ENHANCED VERSION OF VERILOG DEBUGGING TOOL.(Product Announcement)
ARC International Provides New Configurable Trace and Debug Extensions to the ARC(TM) 600 and 700 Core Families; New Extensions Reduce Transistor...
ARC and Cadence Announce Optimized Integration of Encounter(R) Digital IC Platform with ARChitect Processor Configurator.
Sonics and Summit Design Team to Accelerate Industrywide SystemC Platform SoC Transformation; Summit to Distribute Sonics SMART Interconnect SystemC...
Summit Design Licenses IBM PowerPC Models For Its SystemC IP Initiative To Enable Easier IP Selection, Integration and Interoperability.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles