Printer Friendly
The Free Library
5,672,413 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

D'Crypt to Launch Gigabit Rijndael Cores Under Altera Megafunction Partners Program.


Business Editors/High-Tech Writers

SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif.--(BUSINESS WIRE)--Aug. 16, 2001

Altera Corporation (Nasdaq:ALTR) today announced that D'Crypt Pte Ltd, a Singapore based high-tech company that specializes in providing high-end data security components and solutions, has joined the Altera Megafunction Partners Program (AMPP AMPP Apache, MySQL, PHP and Perl
AMPP Actual Medicinal Product Pack (UK)
AMPP Advanced Materials and Processing Program
(SM)). The first South East Asia AMPP partner, D'Crypt will offer a set of Gigabit key agile encryption and decryption (cryptography) decryption - Any procedure used in cryptography to convert ciphertext (encrypted data) into plaintext.  cores based on the Rijndael algorithm to Altera customers developing high-end information security products.

Rijndael is the encryption algorithm selected by the U.S. National Institute of Standards and Technology National Institute of Standards and Technology, governmental agency within the U.S. Dept. of Commerce with the mission of "working with industry to develop and apply technology, measurements, and standards" in the national interest.  (NIST (National Institute of Standards & Technology, Washington, DC, www.nist.gov) The standards-defining agency of the U.S. government, formerly the National Bureau of Standards. It is one of three agencies that fall under the Technology Administration (www.technology. ) as the proposed new Advanced Encryption Standard (cryptography, algorithm) Advanced Encryption Standard - (AES) The NIST's replacement for the Data Encryption Standard (DES). The Rijndael /rayn-dahl/ symmetric block cipher, designed by Joan Daemen and Vincent Rijmen, was chosen by a NIST contest to be AES.  (AES) cryptographic algorithm for use by the U.S. Government to protect sensitive (unclassified un·clas·si·fied  
adj.
1. Not placed or included in a class or category: unclassified mail.

2.
) information. It is anticipated that the algorithm will also be used by the private sector and outside of the United States.

"We are honored to join the Altera Megafunction Partners Program," said Dr. Antony Ng, D'Crypt's chief executive officer. "The training provided to us as an AMPP partner allows us to meet the needs of our mutual customers by providing state-of-the-art intellectual property (IP) cores optimized for programmable logic devices."

"We are delighted to collaborate with an established IP provider such as D'Crypt as our newest AMPP partner," said Craig Lytle, vice president of Altera's intellectual property business unit. "Their valuable experience with decryption cores based on the Rijndael algorithm will benefit our mutual customers who are developing system-on-a-programmable-chip (SOPC SOPC System on a Programmable Chip
SOPC Special Operations Preparation Course
SOPC Second-Order Power Control
SOPC Shuttle Operations and Planning Center
SOPC 1-Stearoyl-2-Oleoyl-Sn-Glycero-3-Phosphatidylcholine
SOPC Shaastra Online Programming Contest
) applications."

About D'Crypt AES Cores

D'Crypt's AES cores are optimized for Altera's APEX(TM) 20KE programmable logic device (PLD (Programmable Logic Device) Refers to a variety of logic chips that are programmable at the customer's site, the customer being the vendor of the finished chip, not the end user. ) family and can perform encryption and decryption, based on the Rijndael algorithm, at rates in excess of 2.5Gbit/s. The encryption core utilizes 6,167 logic elements (LEs) while the decryption core requires 6,784 LEs. Both the encryption core and the decryption core require 50 embedded system blocks (ESBs) each, and can be clocked at 80MHz (MegaHertZ) One million cycles per second. It is used to measure the transmission speed of electronic devices, including channels, buses and the computer's internal clock. A one-megahertz clock (1 MHz) means some number of bits (16, 32, 64, etc. . They are fully key-agile, and hence allow the rapid switching of encryption/decryption keys without any performance penalty.

"Our AES cores use D'Crypt's proprietary transformations to achieve zero structural key-setup latency on both encryption and decryption. This allows our cores to achieve key agility and extremely high throughput at the same time. Our design also achieves symmetric throughput rates on both the encryption and decryption pipes. This symmetry in throughput is critical in most applications. These cores are possibly the fastest of their kind in the world today, and we are confident that the secure networking as well as secure storage community will find this product meeting their needs exactly," said Ng.

Licensing fee for the AES IP Core to be used in the APEX device is US $19,995.

About D'Crypt Private Limited

D'Crypt is a high-value design and development house. The company delivers full-spectrum leading-edge cryptographic technology and components that form integral parts of their customer's information security appliances, systems and applications.

D'Crypt brings a multidisciplinary team of highly skilled engineers and scientists to work on addressing challenging, next-generation cryptographic issues. They help customers to constantly achieve product excellence by supplying them with best of breed technology that have immediate practical uses and are full-system secure. More information on D'Crypt can be obtained on the Internet at http://www.d-crypt.com.

About Altera

Altera Corporation, The Programmable Solutions Company(R), was founded in 1983 and is a leading supplier of programmable logic devices (PLDs). Altera's CMOS-based PLDs are user- programmable semiconductor chips that enhance flexibility and reduce time-to-market for companies in the communications, computer peripheral, and industrial markets. By using high performance devices, software development tools, and sophisticated intellectual property cores, system-on-a-programmable-chip (SOPC) solutions can be created with embedded processors, memory, and other complex logic together on a single PLD. Altera common stock is traded on The Nasdaq Stock Market Nasdaq stock market

The first electronic stock market listing over 5000 companies. The Nasdaq stock market comprises two separate markets, namely the Nasdaq National Market, which trades large, active securities and the Nasdaq Smallcap Market that trades emerging growth companies.
 under the symbol ALTR. More information on Altera is available on the Internet at http://www.altera.com.

Note to Editors: Altera, The Programmable Solutions Company, the stylized styl·ize  
tr.v. styl·ized, styl·iz·ing, styl·iz·es
1. To restrict or make conform to a particular style.

2. To represent conventionally; conventionalize.
 Altera logo, specific device designations and all other words that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders.
COPYRIGHT 2001 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2001, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Aug 16, 2001
Words:704
Previous Article:Zones Executives Address Importance of Technology in Education At Tomorrow's Classroom 2001.
Next Article:The Video Software Dealers Association Announces VidTrac Results for Home Video Rental Activity for the Week Ended Aug. 12, 2001.
Topics:



Related Articles
Altera and PLD Applications Begin Shipping 64-Bit, 66 MHz PCI Cores for Programmable Logic Devices.
Altera Announces UTOPIA Level 2 Cores From Newest AMPP Partner, Applied Microelectronics.
Altera and AMPP Partner Northwest Logic Announce 266-MHz DDR SDRAM Controller.
Altera and Alcatel Team Up to Deliver Gigabit Ethernet IP Core.
ALTERA SHIPS MERCURY DEVICE FAMILY - THE WORLD'S FIRST PROGRAMMABLE ASSP.(Product Announcement)
Altera, NewLogic Give Boost to Bluetooth Product Development.
NEXT-GENERATION SSH SECURE SHELL OFFERS SUPPORT FOR PKI, SMART CARDS AND ADVANCED ENCRYPTION STANDARD.(Product Announcement)
Altera First to Offer Rijndael IP Cores to Accelerate Innovative Advanced Encryption Standard Algorithm.
Third-Party IP Cores Now Available for Altera Excalibur ARM-Based Devices.
Mentor Graphics Delivers Communications Standards-based IP Cores for Use with Altera Excalibur ARM-Based Family.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles