Printer Friendly
The Free Library
19,604,530 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cypress Announces ATE Support for Ultra37000 CPLDs; Combination of Device Programming and Board Testing Streamlines Manufacturing Flow.


SAN JOSE, Calif.--(BUSINESS WIRE)--Aug. 19, 1999--

Cypress Semiconductor Corporation (NYSE NYSE

See: New York Stock Exchange
:CY) today announced that it has complete programming support available on Genrad, Hewlett-Packard, and Teradyne automated test equipment (ATE) for its Ultra37000(TM) family of complex programmable logic devices (CPLDs).

Programming on an ATE platform saves valuable time in the production flow by combining device programming and board testing into a single step. ATE support benefits customers that program Cypress CPLDs in a high volume production environment by taking advantage of equipment already in place and speeding the manufacturing flow to allow faster time-to-market.

ATE support is based on the Jam file output from the Cypress In-System Reprogramming Reprogramming refers to erasure and remodeling of epigenetic marks, such as DNA methylation, during mammalian development[1]. After fertilization some cells of the newly formed embryo migrate to the germinal ridge and will eventually become the germ cells  (ISR (Interrupt Service Routine) Software routine that is executed in response to an interrupt. (TM)) software (Cypress will provide STAPL STAPL Standard Test and Programming Language (Jam)
STAPL Standard Template Adaptive Parallel Library
 support next year). Cypress has worked with each ATE vendor to develop translator programs that convert the Cypress Jam file into the native language of each ATE platform. A Jam file contains both programming data and algorithms that are translated into the native language of each tester. This benefits customers by guaranteeing uninterrupted ATE support through device and programming algorithm changes.

"ISR is one of the key competitive advantages of the Ultra37000 family," said Norman Taffe, director of marketing for Cypress's Programmable Logic Division. "By aligning with the leading ATE vendors, we can provide our customers with the ability to test and program the devices in one step, saving time and money."

Cypress's Ultra37000 CPLD (Complex PLD) A programmable logic device that is made up of several simple PLDs (SPLDs) with a programmable switching matrix in between the logic blocks. CPLDs typically use EEPROM, flash memory or SRAM to hold the logic design interconnections. See PLD and SPLD.  family consists of 14 devices, ranging from 32 to 512 macrocells. It offers a simple, fixed timing model that guarantees pin-to-pin propagation delays as fast as 5 ns for the 32-macrocell device, and 7.5 ns for the 256-macrocell device. Available in both 3.3-V and 5-V versions (the 3.3-V devices are 5-V tolerant), the family also offers Cypress's In-System Reprogrammability (ISR(TM)), which assures that logic changes won't affect pinouts The description and purpose of each pin in a multiline connector.  or critical timing.

Availability

The Genrad and Hewlett-Packard translators can be obtained by contacting Cypress. The translator for Teradyne is included as an option with Teradyne ATE equipment. More information on obtaining the Teradyne translator option can be found by contacting Teradyne via their website at www.teradyne.com. In addition to these vendors, any ATE system that supports Jam file formats can be used to program Ultra37000 CPLDs. Customers can download the latest Cypress ISR Software for free from the company's website.

Cypress Semiconductor Corporation, headquartered in San Jose, provides a broad range of integrated circuits for leading computer, networking, and telecommunications companies worldwide. Cypress's products include static RAM and specialty memories, programmable logic devices (PLDs), data communications products, timing devices, and USB USB
 in full Universal Serial Bus

Type of serial bus that allows peripheral devices (disks, modems, printers, digitizers, data gloves, etc.) to be easily connected to a computer.
 microcontrollers. Its shares are listed on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CY, and its web site is http://www.cypress.com.

"Safe Harbor" Statement under the Private Securities Litigation Reform Act The Private Securities Litigation Reform Act of 1995 (PSLRA) implemented several significant substantive changes affecting certain cases brought under the federal securities laws, including changes related to pleading, discovery, liability, class representation and awards fees and  of 1995: Statements herein that are not historical facts are "forward-looking statements" involving risks and uncertainties. Please refer to Cypress's Securities and Exchange Commission filings for a discussion of such risks.

Note to Editors: Ultra37000 is a trademark of Cypress Semiconductor Corp.
COPYRIGHT 1999 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1999, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Aug 19, 1999
Words:504
Previous Article:Scudder New Europe Fund, Inc. Declares Distribution.
Next Article:RAVISENT Teams With Matrox to Deliver High-Performance Video Graphics Solution.
Topics:



Related Articles
Cypress Adds Jam Support to In-System Reprogramming Kit; New Kit to Support Simply Faster Ultra37000 CPLD Family.
Synopsys' FPGA Express Now Supports Cypress Ultra37000 CPLDs; Gives Seamless Integration of Synopsys Tools with Warp Software.
Cypress Rolls Out Entire Ultra37000 CPLD Family; All 14 Devices from 32 to 512 Macrocells Supported by Warp Software Rel. 5.1.
Cypress Offers First PCI Cores For CPLDs; Free Cores Provided as VHDL Source Code for Easy Integration into Ultra37000 CPLDs.
Cypress Debuts Military Versions of Ultra37000 CPLDs; Extends Leadership in Military CPLD Market; 512-Macrocell Device is World's Largest.
Cypress Adds Prototyping Board to $175 CPLD Development Kit; Provides Complete Design Solution for Ultra37000 CPLD Family.
Cypress Offers Ultra37000 CPLDs In Fine-Pitch BGA Packages; New Packages Save Board Space, Increase Reliability, Ease Manufacturing.
BP Microsystems and Cypress Partner to Provide Programming Support for The Ultra37000 CPLD Family.
Cypress Offers Synplicity Toolkit Support for Ultra37000 CPLDs; Free 'Bolt-in Kit' Allows Seamless Integration of Synplicity Tools with Warp Software.
Cypress Offers Complete Design Environment for the World's Largest CPLDs.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles