Printer Friendly
The Free Library
19,604,530 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

CynApps and TransModeling Announce SystemModeler Supports Cynlib to Speed System-Level Design Entry and Verification.


Business Editors/Technology Writers

SANTA CLARA Santa Clara, city, Cuba
Santa Clara (sän`tä klä`rä), city (1994 est. pop. 217,000), capital of Villa Clara prov., central Cuba.
, Calif.--(BUSINESS WIRE)--June 2, 2000

TransModeling, Inc. and CynApps today announced the availability of SystemModeler, a system-level entry and verification environment that generates C++ code based on the popular Cynlib class library. TransModeling's SystemModeler simplifies system-level design using C++ by providing both textual and graphical entry through an intuitive graphical user interface graphical user interface (GUI)

Computer display format that allows the user to select commands, call up files, start programs, and do other routine tasks by using a mouse to point to pictorial symbols (icons) or lists of menu choices on the screen as opposed to having to
. Using SystemModeler, Cynlib, and a standard C++ compiler, complete system designs can be created and simulated. Designs can be carried to implementation by using CynApps' Cynthesizer.

"We are pleased that TransModeling has released SystemModeler to support graphical design entry with C++/Cynlib," said Dr. John Sanguinetti, president of CynApps. "This is a key tool which enhances the C++/Cynlib design environment, the richest C-based design environment available."

SystemModeler is a general-purpose system level design tool for developing high-speed C++ models and test benches. Designs can be incrementally developed at any level of granularity from transaction to bit- and cycle-accurate models. SystemModeler automatically generates module declaration, instantiation (programming) instantiation - Producing a more defined version of some object by replacing variables with values (or other variables).

1. In object-oriented programming, producing a particular object from its class template.
, and inter-connect code, yielding significant productivity improvement. Up to 80 percent of the design does not have to be debugged or maintained, providing a significant reduction in the development cycle.

"SystemModeler is the first commercially available tool to generate C++ code based on CynApps' Cynlib C++ open-source class libraries," stated William B. Weeks Jr., vice president of sales and marketing at TransModeling. "TransModeling is very excited to be working with CynApps to provide world-class solutions to the design community."

SystemModeler's text entry does not require a comprehensive knowledge of C++, just the basics: assignments, conditionals, and loops. In addition, designs can be entered graphically without any understanding of C++. Entering algorithms in C++ is easy for any designer with VHDL/Verilog experience. Design navigation is simple, easier to understand, document, and debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits. , resulting in a much shorter design cycle.

With SystemModeler as the point of design entry and model representation in C++/Cynlib, a complete flow from design entry to gates is available. Tools from the CynApps Suite provide the capability to debug, simulate, and synthesize industrial-strength hardware models.

Both the SystemModeler and the CynApps Suite are available now on Windows NT (Windows New Technology) A 32-bit operating system from Microsoft for Intel x86 CPUs. NT is the core technology in Windows 2000 and Windows XP (see Windows). Available in separate client and server versions, it includes built-in networking and preemptive multitasking.  / 98 and Unix platforms. The list price of SystemModeler is $20,000. The list price of the CynApps Suite is $100,000.

About TransModeling

TransModeling, Inc., an Electronic Design Automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) Products and Services company, was incorporated in November 1999. TransModeling graphical and text entry enables the rapid development of system-level designs in C++. Both C++ and Hardware Description Language (language) Hardware Description Language - (HDL) A kind of language used for the conceptual design of integrated circuits. Examples are VHDL and Verilog.  (HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards. ) models can be verified using SystemModeler's transparent parallel simulation environment. This significantly increases the speed of simulation and reduces the time to produce system-level models of integrated circuits Integrated circuits

Miniature electronic circuits produced within and upon a single semiconductor crystal, usually silicon. Integrated circuits range in complexity from simple logic circuits and amplifiers, about 1/20 in. (1.
.

TransModeling Inc. headquarters are located in Portland, Ore., and can be reached at (480) 502-9381, or on the web at www.TransModeling.com.

About CynApps

CynApps was founded in 1998 to develop tools to support the use of higher levels of abstraction for hardware design. By enabling C++ to be used as a hardware description language through the development of the Cynlib(R) class library, CynApps has eliminated the need to manually rewrite an algorithm using a language such as Verilog or VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction.  prior to synthesis. Cynlib is available under an open-source license.

The company now offers a complete tool suite that supports successive elaboration of an abstract C/C C/C Center to Center
C/C Combustion Chamber
C/C Command/Control
C/C Crew Chief
C/C cabin cruiser (US DoD)
C/C chief complaint (medical)
C/C Channel-to-Channel
C/C Communication and Collaboration
++ description into a hardware description, to be synthesized automatically. The Cynlib environment is the most complete C++ design environment available today. CynApps has its worldwide headquarters in Santa Clara, Calif. and can be reached at (408) 588-4000, or on the web at www.cynapps.com.
COPYRIGHT 2000 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2000, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Jun 2, 2000
Words:601
Previous Article:Midwest Banc Holdings, Inc. Declares $0.125 Per Share Quarterly Dividend.
Next Article:QuikBIZ Internet Group to Introduce Streaming Video/Audio Applications Supporting Pocket PC'S.
Topics:



Related Articles
CynApps Raises $8 Million In New Funding; `Validates the Vision' of C-based Design.
CynApps Strengthens C++ Design Support; User Demand for Professional Support Grows With Popularity of Free Cynlib Class Library.
Latest Version of Open-Source Cynlib Available at CynApps.com; Cynlib 1.2 Boosts Performance, Adds Interface Support for Variety of EDA Tools.
CynApps Announces Cadence TestBuilder Support for Cynlib to Improve System Level Design Verification.
CynApps and Chronology Partner to Reduce Design Verification Time; QuickBench to be extended to support Cynlib C++ library.
Growing CynApps Adds VP of Worldwide Sales, Distributor In Japan.
CynApps Adds Cyn++ to Open-Source Toolbox; Eases Transition to High-Level Design and Verification.
CynApps and Chronology Merge to Serve the System-level Design and Verification Market.
'Spicing' up high speed.
The future of boundary scan: combining JTAG with methods such as flying probe can improve test coverage and speed.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles