Printer Friendly
The Free Library
19,604,530 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

CynApps Announces Cadence TestBuilder Support for Cynlib to Improve System Level Design Verification.


Business Editors, High Tech Writers

LOS ANGELES--(BUSINESS WIRE)--June 5, 2000

CynApps today announced the integration of Cadence cadence, in music, the ending of a phrase or composition. In singing the voice may be raised or lowered, or the singer may execute elaborate variations within the key.  TestBuilder technology with the CynApps Cynlib class library. TestBuilder is a C++ based testbench library within the Cadence Verification Cockpit that allows users to develop and run powerful bug-finding testbenches for hardware designs.

Cynlib is a C++ class library, which facilitates hardware description directly in C++. With TestBuilder and Cynlib, complete design and verification can be performed in C++. The design can subsequently be synthesized into an HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards.  representation by CynApps' Cynthesizer for RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  synthesis by standard design tools.

"Sun is committed to designing at a higher level of abstraction The level of complexity by which a system is viewed. The higher the level, the less detail. The lower the level, the more detail. The highest level of abstraction is the single system itself.  for our next-generation hardware projects, and we believe that a standardized C++ based HDL such as that from CynApps will play an important role in that process," said George Plouffe, engineering manager, Sun Microsystems Sun Microsystems, Inc. (NASDAQ: JAVA[3]) is an American vendor of computers, computer components, computer software, and information-technology services, founded on 24 February 1982. . "Support for standard C++ for verification such as Cadence's TestBuilder in a C++/Cynlib environment is also an important capability to improve design productivity."

"We are pleased that CynApps has chosen to integrate our C++ testbench solution, TestBuilder with Cynlib," said Dr. Rahul Razdan, vice president of R&D and marketing at Cadence. "Our intention is to provide our customers choices for design and testbench description to solve the overall design problem. We plan to continue working with CynApps to provide support for joint customers such as Sun."

TestBuilder is a component of the Cadence Verification Cockpit, which uses classes and methods from a C++ library, providing the means to create transaction-based testbenches that can be partitioned into tests and testbench components (transactors). With TestBuilder, a user can easily create bug-finding, high-coverage functional test suites using features including:

       --   Concurrent operations - ability to drive transactions (on
          each interface of the design) concurrently

       --   White box, directed random testing - ability to target
          transactions at specific functionality in a random fashion,
          given some knowledge of the design under test

       --   Cause and Effect Testing (self-checking tests) - ability to
          monitor, that for a given sequence of stimulus, the actual
          operation of the design matches the expectations as detailed
          in the specifications


"Cadence TestBuilder provides a key capability which enhances the C++/Cynlib design environment even further," said Dr. John Sanguinetti, president of CynApps. "We are pleased that Cadence is helping us make the C++/Cynlib design environment the richest C-based design environment available."

TestBuilder interfaces with a Cynlib model through the Cynlib API (Application Programming Interface) A language and message format used by an application program to communicate with the operating system or some other control program such as a database management system (DBMS) or communications protocol. , which is new in the Cynlib 1.2 release announced last week. This API works similarly to the standard VPI VPI Voice Print International (Camarillo, CA)
VPI Virtual Path Identifier (used in Asynchronous Transfer Mode)
VPI Virginia Polytechnic Institute (aka Virginia Tech) 
 interface TestBuilder uses to interface to Cadence NC-Sim. The production release of the Verification Cockpit including TestBuilder, will be available in July. Cynlib 1.2 is available now from www.cynapps.com.

About CynApps

CynApps was founded in 1998, to develop tools to support the use of higher levels of abstraction for hardware design. By enabling C++ to be used as a hardware description language (language) Hardware Description Language - (HDL) A kind of language used for the conceptual design of integrated circuits. Examples are VHDL and Verilog.  through the development of the Cynlib(R) class library, CynApps has eliminated the need to manually rewrite an algorithm using a language such as Verilog or VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction.  prior to synthesis. Cynlib is available under an open source license.

The company now offers a complete tool-suite that supports successive elaboration of an abstract C/C C/C Center to Center
C/C Combustion Chamber
C/C Command/Control
C/C Crew Chief
C/C cabin cruiser (US DoD)
C/C chief complaint (medical)
C/C Channel-to-Channel
C/C Communication and Collaboration
++ description into a hardware description, to be synthesized automatically. The Cynlib environment is the most complete C++ design environment available today. CynApps has its worldwide headquarters in Santa Clara Santa Clara, city, Cuba
Santa Clara (sän`tä klä`rä), city (1994 est. pop. 217,000), capital of Villa Clara prov., central Cuba.
, Calif. and can be reached at (408) 588-4000, or on the web at www.cynapps.com.
COPYRIGHT 2000 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2000, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Jun 5, 2000
Words:584
Previous Article:Twenty Leading Campus Newspapers Sign Contracts With CampusEngine.com.
Next Article:PRCI and Technical Toolboxes, Inc. Announce Creation of PipelineCentral.com.
Topics:



Related Articles
CynApps Raises $8 Million In New Funding; `Validates the Vision' of C-based Design.
CynApps Strengthens C++ Design Support; User Demand for Professional Support Grows With Popularity of Free Cynlib Class Library.
Latest Version of Open-Source Cynlib Available at CynApps.com; Cynlib 1.2 Boosts Performance, Adds Interface Support for Variety of EDA Tools.
CynApps and TransModeling Announce SystemModeler Supports Cynlib to Speed System-Level Design Entry and Verification.
CynApps and Chronology Partner to Reduce Design Verification Time; QuickBench to be extended to support Cynlib C++ library.
Growing CynApps Adds VP of Worldwide Sales, Distributor In Japan.
CynApps Adds Cyn++ to Open-Source Toolbox; Eases Transition to High-Level Design and Verification.
CynApps and Chronology Merge to Serve the System-level Design and Verification Market.
Cadence to Offer Simplex Extraction Technology; Exclusive Agreement to Provide World-Class Gate-Level Extraction Solution.
Cadence Incisive verification platform. (IT News).

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles