Printer Friendly
The Free Library
14,734,713 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

CoWare Introduces Next Generation MeP Platforms.


MeP Models Give Users the Ability to Build Virtual Platforms for Early Software Development and Exploration of Different Design Alternatives Pre-Silicon

SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. -- CoWare, Inc., the leading supplier of platform-driven electronic system-level (ESL (1) An earlier family of client/server development tools for Windows and OS/2 from Ardent Software (formerly VMARK). It was originally developed by Easel Corporation, which was acquired by VMARK. ) design software and services, announced the introduction of next generation MeP platforms. CoWare will provide the high-level, high-speed MeP models in the CoWare ESL product suite and Toshiba will provide the register-transfer-level (RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences; ) tools needed. The two companies will deliver MeP configurable platform models within the CoWare ESL tools set to mutual customers, giving these customers the ability to quickly explore several different MeP-based design alternatives very early in the design cycle.

The complete CoWare ESL tool suite that Toshiba and CoWare will market and that Toshiba used to develop its MeP models includes Processor Designer, CORXpert for MeP, Platform Architect, and Virtual Platform Designer.

The New MeP IP Library

The new MeP IP library is a combination of models and tools that include MeP models at multiple levels of abstraction, the MeP Design Kit for configuring the memory subsystem and the interconnect, and CORXpert for MeP which adds customized instructions to the MeP core so that customers can focus on increasing the performance speed of the application software.

The availability of the new IP library within the CoWare ESL suite means that customers can optimize overall system performance by being able to make the right choice for the bus hierarchy and optimize the software by being able to profile it on the actual target rather than just the host machine.

Instead of spending design time trying to understand the architecture of the MeP, CoWare and Toshiba customers can now focus on the design of their products. The MeP models enable them to build virtual platforms for early software development and exploration of different design alternatives pre-silicon. This helps these customers design high-performance, configurable products with highly differentiated software and hardware.

Mr. Takashi Yoshimori, Technology Executive of SoC Design at Toshiba Semiconductor Company, said, "With Toshiba's MeP, the customer gets a highly configurable, multi-processor platform, which helps them design highly differentiated products. The advanced MeP IP library will bring high-speed models to customers that enable early software development and optimization as well as easy customization of the hardware."

"The extensive usage of the CoWare ESL tools during the development of the MeP is a great proof-of-concept for the CoWare technology," said A.K. Kalekos, vice president, marketing and business development at CoWare. "We believe this development with Toshiba is an excellent example of how IP should be delivered to the market."

Availability and Pricing

The MeP IP Library will be available from CoWare at the end of October. For pricing information, please contact the CoWare sales office nearest you. You can also visit CoWare at the In-Stat Fall Microprocessor Forum, October 10th and 11th, 2006, at the Doubletree Hotel in San Jose, Calif.

About MeP

MeP is Toshiba's proprietary configurable processor that allows designers to customize processor configurations, including custom instructions and embedded Inserted into. See embedded system.  memory capacity, in about 1 billion different combinations. The processor features small chip size, low power consumption and high-speed processing. It is based on a 32-bit RISC processor RISC processor [Reduced Instruction Set Computer], computer arithmetic-logic unit that uses a minimal instruction set, emphasizing the instructions used most often and optimizing them for the fastest possible execution. , appropriate for digital media products that require processing of large volumes of image and audio data, such as digital TVs and DVD recorders (1) A recordable or rewritable DVD drive that is connected to the computer. It may be an internal or external device. See DVD drives, DVD-R, DVD-RW, DVD+R and DVD+RW.

(2)
. For more information about MeP, please visit www.mepcore.com/e/.

About CoWare

CoWare is the leading supplier of platform-driven electronic system-level (ESL) design software and services. CoWare offers a comprehensive set of ESL tools that enable electronics companies to "differentiate by design" through the creation of system IP including embedded processors, on-chip buses, and DSP (1) (Digital Signal Processor) A special-purpose CPU used for digital signal processing applications (see definition #2 below). It provides ultra-fast instruction sequences, such as shift and add, and multiply and add, which are commonly used in math-intensive  algorithms; the architecture of optimized SoC platforms; hardware/software co-design; and virtual platforms for device software development. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM (LSE LSE - Language Sensitive Editor :ARM); (Nasdaq:ARMHY), Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
 (Nasdaq:CDNS CDNS Cadence Design Systems, Inc (stock symbol)
CDNS Climatological Data National Summary
CDNS Command Data Network System
CDNS Customer and Data Network Services (Sprint) 
), STMicroelectronics (NYSE NYSE

See: New York Stock Exchange
:STM (Scanning Tunneling Microscope) A microscope that can image down to the atomic level. An STM uses a piezoelectric tube with a tiny sharp tip at the end that is moved within nanometers of the object being sampled. ), and Sony Corporation (NYSE:SNE SNe Supernovae (astronomy)
SNE Sony Corporation (stock symbol)
SNE Syndicat National de l'edition (French Publisher's Association)
SNE Society for Nutrition Education
). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services visit http://www.coware.com.

CoWare is a registered trademark of CoWare, Inc. All other trademarks are the property of their respective owners.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Oct 9, 2006
Words:719
Previous Article:TMC's INTERNET TELEPHONY Magazine Names 'Top 100 Voices' of IP Communications Industry.
Next Article:Prudential Equity Group Selects SunGard's BRASS as its Platform for Equities Trading.
Topics:



Related Articles
Entrepreneur Cleaning Up by Making Medical Scrubs.(Peggy Piontkowski, president and founder of Sassy Scrubs)(Brief Article)(Column)(Statistical Data...
Toshiba Develops High Performance Microprocessor Core; 'MeP-h1'is World's First 1GHz Configurable Processor.
WB puts on a show at Boston's new arts pavilion.(ENGINEERING SUPPLEMENT)
Arteris and CoWare Announce Integration of Arteris Network on Chip (NoC) Technology Into CoWare Platform Architect ESL Design Environment.
CoWare Announces Open Release of SystemC Modeling Library (SCML) Source Code; Commitment Protects User Investment in CoWare's Standards-Based TLM...
CoWare's Processor Designer Provides Increased Support for Next-Generation VLIW Processors.
Battery choices!?(5-, 10-, 15-, 30-, 60-KW TQG ...)
CoWare Virtual Platforms Transform Enterprise Go-to-Market Strategies and Software Development Methodologies.
CoWare Virtual Platform Product Family Adopted by Fujitsu For Completing Their Next-Generation SoC Design Flow.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles