Printer Friendly
The Free Library
5,671,890 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

CoWare's Processor Designer Provides Increased Support for Next-Generation VLIW Processors.


New Wireless Standards and Video and Multi-Media Applications Demand Very High-Performance, Next-Generation VLIW (Very Long Instruction Word) A CPU architecture that reads a group of instructions and executes them at the same time. For example, the group (word) might contain four instructions, and the compiler ensures that those four instructions are not dependent on each  DSP (1) (Digital Signal Processor) A special-purpose CPU used for digital signal processing applications (see definition #2 below). It provides ultra-fast instruction sequences, such as shift and add, and multiply and add, which are commonly used in math-intensive  Processor Architectures

SAN JOSE, Calif. -- CoWare([R]), Inc., the leading supplier of platform-driven electronic system-level (ESL (1) An earlier family of client/server development tools for Windows and OS/2 from Ardent Software (formerly VMARK). It was originally developed by Easel Corporation, which was acquired by VMARK. ) design software and services, announced a new release of CoWare Processor Designer that provides increased support for next-generation Very Long Instruction Word (VLIW) processors. The new CoWare Processor Designer enables users to explore a large design space to ensure that the targeted processing power is achieved and the interconnect infrastructure is available to feed data into the processor at an acceptable rate. The latter can only be done in the platform context. Only CoWare has the combined offering of processor development and platform design to provide the full solution. Without this capability, architecture exploration can take up to several months. Now, with CoWare Processor Designer, it can be done in a matter of hours.

VLIW architectures have proven to be an optimal target for today's C compiler technology. VLIW architectures do not require designs to sacrifice software development productivity for the very high-performance processing needed for the next-generation high-end video, multimedia and wireless devices. Companies developing high-end video processing devices that implement the next generation H.264 or VC1 video standards and companies developing wireless baseband processing devices targeting the next generation WiMAX or LTE (Long Term Evolution) See 3GPP.  (next-generation W-CDMA See WCDMA. ) wireless standards can benefit the most from the new capabilities in Processor Designer. With the software programmability available through the Processor Designer flow, users can make adjustments for late changes in the standards and provide devices that can be programmed for different standards. This can be done while maintaining the performance of custom hardware.

If redundant parallel data paths are included, they make the design too expensive. Very specific customization of every application is required to be cost effective. The new enhancements to the LISA The first personal computer to include integrated software and use a graphical interface. Modeled after the Xerox Star and introduced in 1983 by Apple, it was ahead of its time, but never caught on due to its $10,000 price and slow speed.  language, which are now available through CoWare Processor Designer, enable users to parameterize pa·ram·e·ter·ize   also pa·ram·e·trize
tr.v. pa·ram·e·ter·ized also pa·ram·e·trized, pa·ram·e·ter·iz·ing also pa·ram·e·triz·ing, pa·ram·e·ter·iz·es also pa·ram·e·triz·es
 the processor architecture with the number of parallel data paths (VLIW slots) to determine the optimal number of slots for a specific application and then customize each slot individually. The new Processor Designer fully automates the exploration of the number of parallel data paths by generating software development tools such as assembler, linker, simulator, and a highly-optimizing C complier com·pli·er  
n.
One that complies: a ready complier with all rules and regulations. 
 for software performance measurement, as well as RTL code generation for hardware cost estimation. The result is that the user can script the exploration of various architectures with different data paths in a matter of hours rather than months.

"A start-up company still in 'stealth' mode made use of the new VLIW support in CoWare Processor Designer to model its new processor architecture," said Dr. Andrea Kroll, product marketing director, CoWare. "According to the company's CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board. , Processor Designer enabled his team to demonstrate its new architecture to investors and new customers early, before the silicon was available, specifically because the modeling could be done very quickly." Added Kroll, "Similarly, CoWare Processor Designer tools enabled a large U.S.-based semiconductor company to provide its customers with early access to its next-generation architecture. This gave the company a unique 'go-to-market' advantage because its customers could provide very early feedback."

Continued Kroll, "CoWare Processor Designer is unique because it can generate, from one specification, all the software development tools and the RTL for processor architects, software developers and hardware designers. Other tools require multiple, independent specifications to generate the individual solutions that might not be consistent. With CoWare's one specification approach, there is a real time savings for the user."

New CoWare Processor Designer Provides Much Faster Architecture Exploration

New features in the most recent release of Processor Designer contribute to the overall benefit of faster architecture exploration:

* Full C compiler support for the new VLIW language extensions to enable quick exploration on the number of parallel instructions suitable for a specific application or application space

* Efficient RTL generation from one specification, which enables quick cost analysis of the VLIW architecture

* Unified debugging environment for standalone and system-level debugging to enable advanced debugging for the software application jointly with the processor and the platform hardware, which improves processor design and software development productivity

Availability and Pricing

The new CoWare Processor Designer is available now from CoWare. For more information on CoWare Processor Designer, and CoWare's other products, visit www.coware.com.

About CoWare

CoWare is the leading supplier of platform-driven electronic system-level (ESL) design software and services. CoWare offers a comprehensive set of ESL tools that enable electronics companies to "differentiate by design" through the creation of system IP, including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; hardware/software co-design; and virtual platforms for device software development. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM [(LSE LSE - Language Sensitive Editor :ARM); (NASDAQ NASDAQ
 in full National Association of Securities Dealers Automated Quotations

U.S. market for over-the-counter securities. Established in 1971 by the National Association of Securities Dealers (NASD), NASDAQ is an automated quotation system that reports on
:ARMHY)], Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
 (NASDAQ:CDNS CDNS Cadence Design Systems, Inc (stock symbol)
CDNS Climatological Data National Summary
CDNS Command Data Network System
CDNS Customer and Data Network Services (Sprint) 
), STMicroelectronics (NYSE NYSE

See: New York Stock Exchange
:STM (Scanning Tunneling Microscope) A microscope that can image down to the atomic level. An STM uses a piezoelectric tube with a tiny sharp tip at the end that is moved within nanometers of the object being sampled. ), and Sony Corporation (NYSE:SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services visit http://www.coware.com.

CoWare is a registered trademark of CoWare, Inc. All other trademarks are the property of their respective owners.
COPYRIGHT 2007 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2007, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Feb 5, 2007
Words:873
Previous Article:Motive Achieves Million-Device Milestone for Home Device Management.
Next Article:QuickLogic Storage Solution Portfolio Runs the Gamut with Addition of NAND Flash Controller.
Topics:



Related Articles
Tensilica and CoWare Announce C-based Design Support for Configurable, Extensible Xtensa Cores Within CoWare N2C.
CoWare Launches New Modeling Solution for Platform-Driven ESL Design.
IMEC, Arteris, CoWare, and Mentor Graphics Collaboration Zeroes in on Multi-Mode Multi-Media Ambient-Intelligence Platforms.(Company Profile)
CoWare Adds IBM PPC750GX/GL Processor Support Package to SystemC-based Model Library; Latest Addition to the CoWare Model Library is First to Enable...
Arteris and CoWare Announce Integration of Arteris Network on Chip (NoC) Technology Into CoWare Platform Architect ESL Design Environment.
CoWare Announces Open Release of SystemC Modeling Library (SCML) Source Code; Commitment Protects User Investment in CoWare's Standards-Based TLM...
CoWare Introduces Next Generation MeP Platforms.
JEDA Technologies to Integrate SystemC Verification Automation Tools with CoWare.
CoWare Virtual Platform Product Family Adopted by Fujitsu For Completing Their Next-Generation SoC Design Flow.
Mimosys Introduces Significant New Features at DAC 2007.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles