Printer Friendly
The Free Library
19,607,059 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Co-Design Automation, Real Intent to Provide Embedded Systems Assertion Tutorial At Design Automation Conference.


Business/Technology Editors

Design Automation Conference 2002

Co-Design Automation: Booth no. 2360

Real Intent: Booth no. 2342

LOS ALTOS, Calif. & SANTA CLARA, Calif.--(BUSINESS WIRE)--May 28, 2002

Utilizing Assertions To Improve Embedded Systems, IP Verification

Productivity To Be Revealed To Designers, Verification Engineers

A hands-on tutorial to train hardware designers on assertion-based validation for intellectual Property (IP)-based embedded system verification will be held during the 39th Design Automation Conference (DAC See D/A converter and discretionary access control.

DAC - Digital to Analog Converter
) at the Ernest N. Morial Convention Center The Ernest N. Morial Convention Center is a collection of buildings in New Orleans, Louisiana. The lower end of building one is located 500 m (1640 feet) upriver from Canal Street on the banks of the Mississippi River. Named after former mayor of New Orleans Ernest N.  in New Orleans. The tutorial will be held Tuesday, June 11, from 2-5 p.m. in Room 293.

It is presented by Co-Design Automation, Inc., a provider of electronic system simulation, and Real Intent, Inc., a leading supplier of assertion-driven formal verification software.

Set up for designers to get hands-on experience, the tutorial will use available software, demonstrating a formal functional verification and system simulation environment for implementing and using IP within an embedded system. Designers will utilize assertions across an embedded system, learning how to quickly verify IP blocks with formal verification tools, and reuse the same test structures within an IP-based platform, driven by hardware and software tests. Benefits of combining formal verification and system simulation, as well as the application of software-driven platform verification, will be demonstrated.

Focus will be placed on Co-Design and Real Intent Superlog(R) Assertions (CRSA CRSA Chinese Radio Sports Association
CRSA Canadian Review of Sociology and Anthropology
CRSA Control Risk Self Assessment
CRSA Cap-Rouge/Saint-Augustin (Canada)
CRSA Coastal Resource Service Area
), recently donated to Accellera for inclusion in the SystemVerilog standard. A standard ARM-based platform will be used with the ARM core operating an AMBA AMBA Area Metropolitana de Buenos Aires (Spanish)
AMBA Advanced Microcontroller Bus Architecture
AMBA American Mold Builders Association
AMBA American Mustang and Burro Association
AMBA Association of Master of Business Administration
 bus interfacing with the IP.

Registration may be done online at: http://www.dac.com

About Real Intent

Real Intent, headquartered in San Jose, California San Jose (IPA: /ˌsænhoʊˈzeɪ/) is the third-largest city in California, and the tenth-largest in the United States. It is the county seat of Santa Clara County. , offers award-winning assertion-driven Verix formal verification products for electronic design. These products give users the capability of comprehensively verifying designs early and significantly reduce the cost of verifying integrated circuits, electronic systems and systems on a chip (SoC).

Real Intent is located at 3910 Freedom Circle, Suite 102A, Santa Clara, CA 95054, tel.: (408) 982-5444, fax: (408) 982-5443, email: info@realintent.com, web: http://www.realintent.com.

About Co-Design Automation

Co-Design Automation, Inc., is an EDA company focused on design verification solutions for large-scale electronic designs. It is privately held and funded by Intel Capital Corporation and Redwood Venture Partners Inc., along with investors from the EDA developer and user communities. The staff includes notable simulation experts Phil Moorby, creator of the Verilog HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards.  and the first fellow at Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
 Inc. (NASDAQ NASDAQ
 in full National Association of Securities Dealers Automated Quotations

U.S. market for over-the-counter securities. Established in 1971 by the National Association of Securities Dealers (NASD), NASDAQ is an automated quotation system that reports on
: CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ), and Peter Flake, creator of the HILO HDL. In 1999, Co-Design announced the SUPERLOG language, now utilized by multiple partner companies. Its products -- Systemsim and Systemex -- are achieving success throughout the electronics industry worldwide in design and verification applications. Corporate headquarters is in Los Altos, Calif. Telephone: (877) 6 CODESIGN CODESIGN Cooperative Activity in the Area of System Design and Hardware/Software Co- . Facsimile: (408) 273-6025. Email: info@co-design.com. On-line information is found at its Web Sites: http://www.co-design.com and http://www.superlog.org.

Verix and Real Intent are trademarks of Real Intent. SUPERLOG is a registered trademark and SYSTEMSIM, SYSTEMEX, CBlend are trademarks of Co-Design Automation, Inc. Verilog is a trademark of Cadence Design Systems, Inc. Real Intent and Co-Design Automation acknowledge trademarks or registered trademarks of other organizations for their respective products and services.
COPYRIGHT 2002 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Comment:Co-Design Automation, Real Intent to Provide Embedded Systems Assertion Tutorial At Design Automation Conference.
Publication:Business Wire
Geographic Code:1USA
Date:May 28, 2002
Words:532
Previous Article:AES Completes $215 MM Financing Associated With AES Puerto Rico; Transaction Raises Additional Funds to Further Strengthen Liquidity.
Next Article:Premier Farnell Announces First Quarter Results for the 13 Weeks Ended May 5, 2002.



Related Articles
Co-Design Automation Delivers SUPERLOG Verification Automation Algorithm Within System-level Simulator.
ADVISORY/ Design Verification Bottleneck Seminar Hosted by Tharas Systems, Real Intent and Co-Design Automation, September 18th, in Santa Clara,...
Co-Design Automation Closes Funding Round With Finance From Individual Investors and Intel Capital; Funding Will be Used to Expand International...
Co-Design Automation Expands International Sales, Support Network Cites Domestic, International Demand for Product Lines.
Co-Design Automation & Real Intent Steer Industry-Wide Convergence On Assertions Through Accellera Donation.
Co-Design Automation, Verplex Continue Cooperation On SUPERLOG Assertions, Ink Licensing Agreement.
39th Design Automation Conference Adds Hands-on Tutorials to Technical Program.
Co-Design Systemsim 2.0 Adds Advanced SUPERLOG Verification for Designers, SystemVerilog Modeling.
Real Intent to Support Accellera Assertions; Verix with SystemVerilog Assertions Available This Year.
Sigrity tool simulates chip, package.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles