Printer Friendly
The Free Library
19,122,084 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

CebaTech to Present Free Webinar on C-to-RTL Compiler Technology.


EATONTOWN, N.J. -- On January 11th, CebaTech Inc., the software to silicon company, will present a free one-hour web seminar on their C-to-RTL compiler technology. The webinar will focus on the ease of adoption and productivity benefits of CebaTech's C2R C2R Colleagues Committed to Redesign
C2R Command and Control Registry
C2R Client to Router
 Compiler[TM] and C-based hardware design flow for electronic system level (ESL) design, using hardware implementation of the Advanced Encryption Standard (cryptography, algorithm) Advanced Encryption Standard - (AES) The NIST's replacement for the Data Encryption Standard (DES). The Rijndael /rayn-dahl/ symmetric block cipher, designed by Joan Daemen and Vincent Rijmen, was chosen by a NIST contest to be AES.  (AES) algorithm as an example.
WHO:    CebaTech Inc.

WHAT:   CebaTech will present a free one-hour web seminar on using
        their C-to-RTL compiler technology to take AES C code through
        the process to hardware implementation, including FPGA
        synthesis results for area and performance-optimized
        architectures.

WHEN:   January 11, 2007 at 1:00 pm Eastern.

WHERE:  Register on-line at http://www.cebatech.com  Click on the
        Register Now! link.


About CebaTech

Founded in early 2004 and headquartered in Eatontown, NJ, CebaTech Inc develops ESL tools and intellectual property modules that accelerate the development and realization of software algorithms and complex communication protocols in silicon. CebaTech's products will include high-value,10G TCP/IP TCP/IP
 in full Transmission Control Protocol/Internet Protocol

Standard Internet communications protocols that allow digital computers to communicate over long distances.
 cores for networking, storage, and communication systems and servers as well as ESL technology that transforms SoC/ASIC/ FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market.  development into a C-based design process, alleviating existing verification bottlenecks, reducing costs and accelerating time to market.

CebaTech is privately held, with venture funding from 2M, SAS (1) (SAS Institute Inc., Cary, NC, www.sas.com) A software company that specializes in data warehousing and decision support software based on the SAS System. Founded in 1976, SAS is one of the world's largest privately held software companies. See SAS System.  and NJTC NJTC New Jersey Technology Council
NJTC New Jersey Trails Conservancy
. More information about the company may be found at www.cebatech.com.
COPYRIGHT 2007 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2007, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Jan 8, 2007
Words:230
Previous Article:NewSoft Showcases Wireless Presentation and PC/TV PVR Solutions at CES International 2007.
Next Article:BidShift(R) Names David McCaslin CEO.
Topics:



Related Articles
IKOS Expands Acceleration to Include RTL Level Design; Voyager FFX Offers RTL Compiler Breakthrough Technology for Verification and 25X Faster...
IKOS Systems Introduces ARES RTL Acceleration System for Fast Functional Verification.
Synopsys' Power Compiler Added to Oki Semiconductor's Advanced ASIC Design Kit; Power Compiler Delivers 'Push-Button' Power Optimization For Deep...
Synopsys Completes RTL-to-GDSII Flow With Route Compiler and ClockTree Compiler Tools; Synopsys Announces Comprehensive Solution for Signal Integrity.
ARM AND SYNOPSYS REDUCE TIME-TO-MARKET FOR ARM CORE-BASED DESIGNS.
ASC Announces ALF Compiler, Introduces Low-Power Synthesis at DATE.
Synopsys Physical Compiler Introduces RTL Performance Prototyping; Dramatically Reduces the Time and Iterations Required to Integrate Soft IP into...
Leading Software Tool Vendors Line Up Behind DRC's Coprocessor Systems for High Performance Computing.
CebaTech Joins Xilinx Alliance Program, Presents at ESL for FPGA Training Forum.
CebaTech Announces C-to-RTL Compiler to Accelerate Development of Complex Integrated Circuits.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles