Printer Friendly
The Free Library
19,595,263 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

CebaTech Announces CebaIP Platform(TM) for End-to-End Development of Data and Storage Networking ASICs or FPGAs.


Innovative platform provides unprecedented levels of integration in a solutions-based IP framework

EATONTOWN, N.J. -- CebaTech Inc., an innovative intellectual property (IP) developer using state of the art in-house electronic system level (ESL (1) An earlier family of client/server development tools for Windows and OS/2 from Ardent Software (formerly VMARK). It was originally developed by Easel Corporation, which was acquired by VMARK. ) development tools, today announced the development of the CebaIP Platform[TM]. CebaTech's modular approach to offering IP cores makes each configuration quick and easy for design engineers to integrate into their application-specific integrated circuits (ASICs) or field-programmable gate arrays (FPGAs).

The CebaIP Platform represents years of engineering experience in developing and deploying complex data and storage networking products. (See www.cebatech.com/media/Radar_Scope_CebaTech.pdf.) The platform is a protocol-complete hardware and software framework for developing end-to-end data and storage networking solutions. Using the CebaIP Platform's integrated advanced direct memory access (DMA (1) (Digital Media Adapter) See digital media hub.

(2) (Document Management Alliance) A specification that provides a common interface for accessing and searching document databases.
) controller with the OpenBSD software driver, designers are able to rapidly achieve complete data networking and storage product solutions.

The CebaIP Platform enables modular protocol-level connectivity between the media access controller (MAC) layer and host application layer interface. With supported data rates ranging from 1 Gb/s to 10 Gb/s, customers can choose from various platform configurations to meet the needs of their specific data and storage networking products. Implementation is supported for both ASICs and FPGAs.

"No other IP platform or subsystem offering dedicated to data and storage networking applications with this level of functional integration exists in the market," said Chad Spackman, president of CebaTech. "Customers can choose from available platform configurations now, and grow with the platform over time to greater levels of integration and function to meet the changing demands of their respective markets."

Platform configurations initially supported by the CebaIP Platform includes GZIP-based compression and decompression with optional advanced encryption standard (cryptography, algorithm) Advanced Encryption Standard - (AES) The NIST's replacement for the Data Encryption Standard (DES). The Rijndael /rayn-dahl/ symmetric block cipher, designed by Joan Daemen and Vincent Rijmen, was chosen by a NIST contest to be AES.  (AES) support. A second configuration includes partial TCP/IP TCP/IP
 in full Transmission Control Protocol/Internet Protocol

Standard Internet communications protocols that allow digital computers to communicate over long distances.
 offload with optional link aggregation See port aggregation. , VLAN See virtual LAN.

VLAN - Virtual Local Area Network
, and large send offload (LSO LSO London Symphony Orchestra
LSO Lesotho (ISO Country code)
LSO Laser Safety Officer
LSO Landing Signal Officer
LSO Large Send Offload
LSO Longwood Symphony Orchestra (Brookline, MA) 
) support. Both configurations are available with the CebaIP Platform advanced descriptor-based DMA controller and OpenBSD reference software driver.

GZIP-based compression and decompression is available now for initial customer engagements, with general availability in late second quarter of 2007. The partial TCP/IP offload configuration will be available in the third quarter of 2007. Future configurations--including full TCP/IP offload, Internet protocol See Internet and TCP/IP.

(networking) Internet Protocol - (IP) The network layer for the TCP/IP protocol suite widely used on Ethernet networks, defined in STD 5, RFC 791. IP is a connectionless, best-effort packet switching protocol.
 security (IPSec), iSCSI initiator and target, RDMA (Remote Direct Memory Access) A communications protocol that provides transmission of data from the memory of one computer to the memory of another without involving the CPU. InfiniBand, Virtual Interface (VI) and RDMA Over IP are all forms of RDMA. , and advanced rule-based filtering--will be released in late 2007 and early 2008.

More information about CebaTech's new CebaIP Platform and select CebaIP Cores[TM] can be found at the company's web site: www.cebatech.com.

About CebaTech

CebaTech uses its innovative C2R C2R Colleagues Committed to Redesign
C2R Command and Control Registry
C2R Client to Router
 Compiler[TM], along with a comprehensive silicon development methodology, to realize complex data and storage networking functions in easy-to-integrate intellectual property (IP) cores. CebaTech is privately held. For more information about the company, visit www.cebatech.com.

CebaIP, CebaIP Platform, and CebaIP Cores are trademarks of CebaTech Inc.
COPYRIGHT 2007 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2007, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Apr 26, 2007
Words:462
Previous Article:Cerus to Explore Strategic Alternatives for Its Immunotherapy Programs.
Next Article:Total Global Production Capacity of Polyester Polyols Is Estimated to be in the Region of 1.5 Million Tonnes.
Topics:



Related Articles
Mentor Graphics Focuses FPGA Design Strategy With FPGA Advantage; Evolution of Company's Packaged Power Design Suite Results in Renamed FPGA Design...
CAST Embraces New Xilinx Spartan-3 Platform as Low-Cost FPGA IP Alternative To ASICs.
Insight Memec, Impact Memec, and Memec Design Team to Introduce IP and Services Support for New Xilinx Spartan-3 Platform FPGAs.
Mentor Graphics Delivers Comprehensive Design Support for Xilinx 90nm Spartan-3 Platform FPGAs.
CELOXICA Extends C-based Design Support to new Xilinx 90nm Spartan-3 FPGAs; The DK Design Suite enables Software-Compiled System Design for latest...
Xilinx ships world's first Advanced Switching solution based on PCI Express architecture.
Xilinx shatters 2.4 terabit PICMG 3.0 bandwidth barrier by demoing 10Gbps serial signaling over ATCA backplane.
Xilinx intros next-gen EasyPath FPGAs priced below structured ASICs.
CebaTech Announces Strategy to Deliver High-Value Internet Protocol Intellectual Property and Breakthrough ESL Technology; Company Leverages Ubiquity...
Cebatech Announces GZIP Family of CebaIP Cores(TM) for Efficient High Speed Compression and Decompression inside Data and Storage Networking ASICs...

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles