Printer Friendly
The Free Library
19,573,952 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence to Acquire Design Acceleration, Strengthens Offering for SOC Verification.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif.--(BUSINESS WIRE)--Jan. 13, 1999--

Next-generation Test Bench Creation and Analysis Technology

Targets Breakthrough Productivity for Multi-Million Gate,

Block-based Designs

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. today announced it has agreed to acquire Design Acceleration, Inc. (DAI) of San Jose, a supplier of design automation technology used in system-on-a-chip (SOC) design, for approximately $27 million in cash and Cadence common stock.

The transaction, which is subject to shareholder approval, is expected to close in the next few weeks. The approximately 40 DAI employees will join the Cadence organization.

DAI, a privately-held company and currently a member of the Cadence Connections(SM) third-party software program, offers design analysis products that enhance designer productivity through a flexible, intuitive analysis environment for design debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits. . DAI's product portfolio includes DAI Signalscan (TM) for waveform The shape of a signal. See wavelength, sine wave and square wave.  viewing; DAI Coverscan (TM) for code coverage analysis; and DAI Comparescan (TM) for simulation comparisons and rules-based analysis.

DAI's current products, as well as breakthrough technologies currently under development for high-level functional test bench creation and analysis, will be integrated with Cadence's complete system-to-silicon implementation flow improving the overall efficiency of verification for today's leading-edge, multi-million gate SOC devices.

"DAI's product roadmap and vision for future technologies complement the Cadence strategy for SOC," said Glenn Abood, vice president for design and verification products at Cadence.

"DAI already has a proven track record in solving today's design analysis challenges and is developing some excellent new technology that will be a critical component of the next-generation design flow. It will provide the productivity boost needed to enable verification of multiple, large blocks of system functionality in a single chip."

Dean Drako, president and CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board.  of DAI, said the majority of its users are already Cadence customers. "The acquisition by Cadence provides us with a unique opportunity to improve the productivity of our customers through direct links and flow-based integration into Cadence's SOC design and industry-leading simulation environment.

"Additionally, by leveraging the Cadence distribution channel to bring our leading-edge technology to the broader market, we can remain focused on what we do best -- developing easy-to-use, high performance design verification and analysis tools."

DAI's new technology development efforts target next-generation test bench creation and analysis. This will be accomplished through a unique approach that elevates the verification process to the higher transaction level, and does not require a methodology shift or the invention of a new verification language.

The DAI technology will allow engineers to develop high-level verification test benches in the industry standard languages (HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards.  and "C") they currently use at the gate and register transfer levels. Unlike first-generation tools, DAI's product roadmap will feature a unified design and debug environment, a significant productivity enhancement for dealing with the multi-million gate functional blocks used to build SOC devices.

This is a major advantage as compared to other approaches that force engineers to switch back and forth between separate design and verification environments.

About Design Acceleration, Inc.

Founded in 1993, Design Acceleration, Inc. is a privately held company privately held company

A firm whose shares are held within a relatively small circle of owners and are not traded publicly.
 with headquarters in San Jose. The company is focused on providing hardware design engineers with superior design verification and analysis tools that significantly reduce design time.

More than 400 major corporations including Broadcom, Compaq, Cyrix, Hitachi, Hewlett Packard, IBM (International Business Machines Corporation, Armonk, NY, www.ibm.com) The world's largest computer company. IBM's product lines include the S/390 mainframes (zSeries), AS/400 midrange business systems (iSeries), RS/6000 workstations and servers (pSeries), Intel-based servers (xSeries) , Intel, Motorola, National Semiconductor, Nortel, Silicon Graphics, Sony, Sun Microsystems Sun Microsystems, Inc. (NASDAQ: JAVA[3]) is an American vendor of computers, computer components, computer software, and information-technology services, founded on 24 February 1982. , and Texas Instruments See TI.

(company) Texas Instruments - (TI) A US electronics company.

A TI engineer, Jack Kilby invented the integrated circuit in 1958. Three TI employees left the company in 1982 to start Compaq.
 have purchased DAI products. The company is located at 1590 The Alameda Alameda (ăləmē`də, –mā`də), city (1990 pop. 76,459), Alameda co., W central Calif., on an island just off the eastern shore of San Francisco Bay; settled 1850, inc. as a city 1884. , San Jose, CA 95126; 408/885-1885, fax 408/885-1886, email: info@designacc.com, internet: http://www.designacc.com.

About Cadence

Cadence Design Systems, Inc. provides comprehensive services and software for the product development requirements of the world's leading electronics companies. Cadence is the largest supplier of software products, consulting services Noun 1. consulting service - service provided by a professional advisor (e.g., a lawyer or doctor or CPA etc.)
service - work done by one person or group that benefits another; "budget separately for goods and services"
, and design services used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronic-based products.

With more than 4,000 employees and 1997 annual sales of $916 million, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif. and traded on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. . More information about the company, its products and services may be obtained from the World Wide Web at http://www.cadence.com.

This release contains forward-looking statements forward-looking statement

A projected financial statement based on management expectations. A forward-looking statement involves risks with regard to the accuracy of assumptions underlying the projections.
 based on current expectations or beliefs, as well as a number of assumptions about future events, that are subject to factors and uncertainties that could cause actual results to differ materially from those described in the forward-looking statements. The reader is cautioned not to put undue reliance on these forward-looking statements, which are not a guarantee of future performance and are subject to a number of uncertainties and other factors, many of which are outside the control of Cadence and DAI. The forward-looking statements in this release address a variety of subjects including, for example, the potential benefits of the merger. The following factors, among others, could cause actual results to differ materially from those described in these forward-looking statements: the risk that DAI's business will not be successfully integrated with Cadence's business; costs associated with the merger; the inability to obtain the approval of DAI's shareholders; and increased competition and technological changes in the industry in which Cadence and DAI compete. For a detailed discussion of these and other cautionary statements, please refer to Cadence's filings with the Securities and Exchange Commission, including its Annual Report on Form 10-K Form 10-K

A report required by the SEC from exchange-listed companies that provides for annual disclosure of certain financial information.


Form 10-K

See 10-K.
 for the year ended December 31, 1997 and their respective Quarterly Reports on Form 10-Q Form 10-Q

See 10-Q.
 for the quarter ended September 30, 1998.

Note to Editors: Cadence and the Cadence logo are registered trademarks and Cadence Connections is a service mark of Cadence Design Systems, Inc. DAI Signalscan, DAI Comparescan, and DAI Coverscan are trademarks of Design Acceleration, Inc. All others are properties of their holders.
COPYRIGHT 1999 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1999, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Jan 13, 1999
Words:963
Previous Article:Shoreline Financial Corp. Announces Financial Results.
Next Article:Nichols Research Announces Adjustments to Write-Off of Intangible Assets Related to TXEN Acquisition.
Topics:



Related Articles
Cadence and Denali Sign Agreement to Speed Verification of SOC Designs; Denali's Object-Oriented Memory Modeler Uses OMI to Link to Affirma...
Quickturn Builds SOC Emulation Environment For Fujitsu VLIW Processor Core; Environment Enables Ultra High-Speed Emulation for New Fujitsu Chip.
Cadence Announces NEC's Sign-Off Status for NC-Verilog.
New Quickturn Emulation and Prototyping Technology Delivers Breakthrough Performance, Productivity, and Flexibility for Verification of Complex Chips...
@HDL RELEASES ENHANCED VERSION OF VERILOG DEBUGGING TOOL.
Cadence Incisive verification platform. (IT News).
Cadence launches single-kernel verification platform. (Hot wires: news just off the press).
Cadence to support 64-bit Linux computing platforms based on AMD64 processors.
ATI selects Cadence incisive palladium system for verification of complex multimedia SOCS.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles