Printer Friendly
The Free Library
19,573,952 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence and Rambus to Showcase Joint PCI Express Solution at Intel Developer Forum.


WHO:    Cadence Design Systems, Inc. (NYSE:CDN) (Nasdaq:CDN), the
          largest supplier of electronic design technologies and
          engineering services, and Rambus Inc. (Nasdaq:RMBS), the
          leading developer of chip interface products and services.

  WHAT:   A platform demonstrating the interoperability between the
          Cadence(R) PCI Express digital controller IP and the Rambus
          RaSer PHY IP. It marks the first phase of interoperability;
          a hardware platform is in development for PCI Express
          compliance testing during 4Q04.

  WHEN:   Sept. 7-9, 2004

  WHERE:  Rambus booth, #104, at the Intel Developer Forum, at the
          Moscone South Convention Center in San Francisco.

COPYRIGHT 2004 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Sep 7, 2004
Words:96
Previous Article:Cypress Announces HOTLink-On-Demand Family of SMPTE Physical Layer Devices.
Next Article:Warhammer 40,000: Dawn of War Goes Gold; Experience the Brutal Carnage of War in the 41st Millennium Beginning Sept. 20.



Related Articles
ADVISORY/Rambus to Demonstrate Latest Technologies at Intel Developer Forum.
S3 Graphics Licenses Rambus RaSer Cell Technology for PCI Express Applications; Partnership Expands to S3's Entire Graphics Processor Family.
Xilinx ships world's first Advanced Switching solution based on PCI Express architecture.
Rambus Unveils Turbo PCI Express PHY Platform; Dual Mode Capability Supports Current 2.5Gbps PCI Express Data Rate and up to 6.4Gbps for Improved...
Rambus and Mentor Graphics Collaborate to Offer Interoperable PCI Express Solutions; Proven PCI Express-Compliant Solutions Now Available to Chip...
ATI selects Cadence incisive palladium system for verification of complex multimedia SOCS.
Rambus to Showcase Its Chip Interface Technology and Partner Solutions at DesignCon 2005.
Rambus to Showcase Its High-Speed Chip Interface Technology and Partner Solutions at the Intel Developer Forum IDF 2005.
Cadence PCI Express Solution Passes PCI-SIG Compliance Testing; Tested, Integrated IP Reduces Risk, Shortens Time to Market for PCI Express Designers.
Rambus to Showcase Its PCI Express and Memory Interface Technologies at the Intel Developer Forum (IDF) 2005.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles