Printer Friendly
The Free Library
19,573,952 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence and Fujitsu Team Up to Create New Timing Driven Design Methodology for SOC; Revolutionary System Level Constraint, Timing Driven Design Flow a Key Ingredient.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif.--(BUSINESS WIRE)--March 17, 1999--Cadence Design Systems, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) today announced that Fujitsu Limited has adopted and integrated Cadence's System Level Constraint (SLC (Subscriber Loop Carrier) Lucent's designation for its digital loop carrier (DLC) products. See digital loop carrier. See also 386SLC. ) flow into their ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  Design Environment.

A collaborative effort between Fujitsu and Cadence created a Timing Driven Design Methodology based on SLC and Fujitsu proprietary tools. This achievement is the result of a growing, strategic relationship being forged between the two companies.

"The integration and validation of the Cadence SLC flow into the Fujitsu Design Methodology is the result of many months of hard work on the part of the two companies. Cadence services and development teams worked together with Fujitsu development teams to help dramatically reduce the amount of time required to implement and validate the flow," said David Dick, director, Fujitsu Worldwide System LSI LSI: see integrated circuit.


(Large Scale Integration) Between 3,000 and 100,000 transistors on a chip. See SSI, MSI, VLSI and ULSI.
 Technologies, Advanced Technology Development. "The SLC flow has proven itself in reaching first-pass timing closure as well as reducing overall design time."

The patented SLC flow is based on Cadence deep submicron (DSM 1. DSM - Data Structure Manager.

An object-oriented language by J.E. Rumbaugh and M.E. Loomis of GE, similar to C++. It is used in implementation of CAD/CAE software. DSM is written in DSM and C and produces C as output.
) tools, utilizing design planning coupled with a new method of constraint passing with advanced timing-driven placement, routing, and physical optimization techniques.

"Cadence DSM solutions have enabled Fujitsu to deliver superior ASIC design solutions to our customers," said Takeshi Yamamura, director of System LSI & ASIC Division for Fujitsu Limited. "As our customers migrate from flat, non-timing-driven ASIC methodologies to more complex System LSI methodologies, best-in-class performance and accuracy from all the tools in the flow are required. The Cadence SLC flow provides a complete solution. In our evaluations, Cadence is the EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  company best equipped to deliver design planning, placement, routing, optimization, and interconnect extraction tools which work together automatically to rapidly converge on timing and resolution of design violations. As a result, Fujitsu has shortened design cycles and met or exceeded the time-to-market demands of customers for their most complex 0.25-micron designs."

"The adoption of Cadence's DSM solution by leading semiconductor partners like Fujitsu is gratifying grat·i·fy  
tr.v. grat·i·fied, grat·i·fy·ing, grat·i·fies
1. To please or satisfy: His achievement gratified his father. See Synonyms at please.

2.
," said Jim Hogan, vice president of IC Implementation Product Marketing at Cadence. "Throughout the industry we have seen the need to re-engineer and retool re·tool  
v. re·tooled, re·tool·ing, re·tools

v.tr.
1. To fit out (a factory, for example) with a new set of machinery and tools for making a different product.

2.
 methodologies to meet new ASIC design requirements. Fujitsu's actions in building a truly advanced design methodology will directly benefit its customers. We are confident that our close, working relationship with Fujitsu will accelerate the adoption of new methodologies within the industry as a whole."

Immediate Deployment of Advanced Capability

Fujitsu has been deploying the new methodology throughout their worldwide design centers. The design environment takes advantage of Cadence's market-leading technology, including: Envisia(TM) logic design planner (LDP LDP - Linux Documentation Project ), placement-based optimization tool, clock tree generator, Silicon Ensemble(TM) place and route, and Assura(TM) hyperextract parasitic extractor. Fujitsu selected the Cadence DSM tools after an extensive evaluation of competitive offerings. Cadence Consulting Services helped strengthen the partnership by working together with Fujitsu's Development teams and proprietary tools to dramatically reduce the time-to-production flow integration. The new methodology provides Fujitsu's ASIC customers with solutions for the key problems facing designers today: hierarchical design support, a convergent design methodology, and rapid turnaround of high-complexity designs. Fujitsu provides worldwide customer support through design centers in North America, Europe, Japan, and Asia.

Information, literature, and demonstrations of the Cadence DSM tools and services are available through Cadence or at major trade shows worldwide such as the Design Automation Conference.

About Fujitsu Limited

Fujitsu Limited is a leading provider of information technology products and solutions for the global marketplace. Founded in Japan in 1935 as a telephone equipment maker, the Fujitsu Group had consolidated revenues of $37.7 billion in the fiscal year ended March 31, 1998. With over 500 group companies, including Amdahl and ICL (International Computers Ltd., London) The former name of Fujitsu Services, the European-centered arm of the global Fujitsu Group and one of the leading IT services companies in Europe, the Middle East and Africa. , Fujitsu is one of the world's largest suppliers of computers and information systems solutions, telecommunications and semiconductor products, software and services. The Fujitsu Group has over 180,000 employees worldwide and operations in more than 100 countries. Homepage: http://www.fujitsu.co.jp/index-e.html

About Cadence

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. provides comprehensive services and software for the product development requirements of the world's leading electronics companies. Cadence is the largest supplier of software products, consulting services, and design services used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronic-based products. With more than 4,000 employees and 1998 annual sales of $1.2 billion, Cadence has sales offices, design centers, and research facilities around the world.

The company is headquartered in San Jose, Calif. and traded on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CDN. More information about the company, its products and services may be obtained from the World Wide Web at http://www.cadence.com.

Note to Editors: Cadence and the Cadence logo are registered trademarks, and Envisia, Assura, and Silicon Ensemble are trademarks of Cadence Design Systems, Inc. All others are properties of their holders.
COPYRIGHT 1999 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1999, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Mar 17, 1999
Words:809
Previous Article:Macrovision Unveils SAFECAST Copy Protection Solution; SAFECAST Technology Designed to Secure Pre-Release Software from Unauthorized Copying.
Next Article:Intel Says FTC Order Provides Framework for Handling Intellectual Property Disputes.
Topics:



Related Articles
System-on-a-Chip Complexity Drives Fujitsu to Adopt Cadence Synthesis Tool.
Cadence Delivers Robust Portfolio of System-on-a-Chip Methodologies; Expert Team Provides Scotland's Alba Centre with Platform for SOC Innovation.
Cadence Announces Fujitsu Support for Envisia PKS Synthesis; Brings High Performance and Predictability to Fujitsu and its Customers.
Cadence SP&R Signal Integrity Solution Gains Widespread Support From NEC, Fujitsu, Artisan, Nurlogic, and Virtual Silicon.
Cadence SP&R Design Tools Used by Fujitsu to Tape-Out 1.6 Million Gate, 266 MHz Embedded Microprocessor.
Cadence Partnerships Set Pace for Analog/Mixed-Signal Chip Design.
Monterey Design Introduces System-driven Physical Design; Company Offers the Only Hierarchical Solution to 100 Million Gates for Fastest Physical...
Fujitsu Ltd. Purchases Monterey's IC Wizard for Hierarchical Design Planning; Integration Into ASIC Flow Accelerates Delivery of Large Designs At...
Cadence Signs Major Contract Renewal With Fujitsu for IC Design Technology; Integrated Cadence IC Design Flow Enables Fujitsu to Cut Time-to-Market.
Fujitsu Achieves Significant Die Size Reduction With Monterey Hierarchical Design Planning Tool; Physical Exploration and Analysis Credited with...

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles