Printer Friendly
The Free Library
19,595,263 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence Selects Gianfagna to Head System Level Design Group; New Group is Led by Executive with 25 Years of Semiconductor and EDA Industry Experience.


Business Editors

SAN JOSE, Calif.--(BUSINESS WIRE)--Feb. 4, 2000

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ), the world's leading provider of electronic design products and services, today named Mike Gianfagna as vice president and general manager of the recently formed System Level Design group. Gianfagna will report directly to Ray Bingham, Cadence(R) president and chief executive officer.

In this position, Gianfagna is responsible for managing all aspects of a fast-growing segment of the Cadence business. The System Level Design group focuses exclusively on the needs of its customers for rapid authoring, integration and verification of system-level virtual components enabling customers to bring their products to market faster. System-level products include Cierto(TM) virtual component co-design (VCC An electronics designation that refers to voltage from a power supply connected to the "collector" terminal of a bipolar transistor. In an NPN bipolar (BJT) transistor, it would be +Vcc, while in a PNP transistor, it would be -Vcc. ), a product for virtual component and platform design and delivery, Cierto signal processing workstation (SPW SPW Signal Processing Workstation
SPW Shelter in Place Warning
SPW Spencer, IA, USA - Spencer Municipal Airport (Airport Code)
SPW Special Purpose Weapon
SPW Spokane Washington (border patrol sector) 
), an authoring and implementation tool and Affirma(TM) Hardware/Software verifier, a high-level verification tool.

&uot;During his three years at Cadence, Mike has led successful worldwide marketing and applications engineering (AE) teams,&uot; Bingham said. &uot;With 25 years of experience in the semiconductor and EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  industries, managing engineering, marketing, and sales groups, Mike is well suited to take on this new challenge.&uot;

Gianfagna joined Cadence in 1997. He most recently served as vice president of design and verification marketing at Cadence. Prior to working at Cadence, Gianfagna held marketing and engineering management positions at RCA See RCA connector and video/TV history. , GE, Harris, and marketing and sales management positions at Zycad.

He holds a bachelor's of science degree in electrical engineering from New York University New York University, mainly in New York City; coeducational; chartered 1831, opened 1832 as the Univ. of the City of New York, renamed 1896. It comprises 13 schools and colleges, maintaining 4 main centers (including the Medical Center) in the city, as well as the  and a master's of science degree in electrical engineering from Rutgers University.

About Cadence

Cadence is the largest supplier of electronic design automation products, methodology services, and design services used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,000 employees and 1999 annual revenue of $1.1 billion, Cadence has sales offices, design centers, and research facilities around the world. The Company is headquartered in San Jose, Calif. More information about the company, its products and services may be obtained from the World Wide Web at http://www.cadence.com.

Note to Editors: Cadence and the Cadence logo are registered trademarks and Cierto and Affirma are trademarks of Cadence Design Systems, Inc. All others are properties of their holders.
COPYRIGHT 2000 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2000, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Feb 4, 2000
Words:391
Previous Article:GameCom Becomes a Texas Corporation.
Next Article:GTS Continues its Restructuring.
Topics:



Related Articles
C Level Design Builds World-Class Executive Management Team With More Than 94 Years of Electronics and EDA Industry Experience.
Cadence and IBM Strengthen Relationship With New Agreement.
C Level Design Completes $3.1 Million Second Round Financing From Band of Angels and Sofinnova; Former Cadence Executive Doug Fairbairn Joins Board...
Cadence Library Vendor Program Addresses Cot Design Methodology Needs.
Cadence Announces Availability of Rf Design Flow Solution for PCBs; Solution Addresses Fast-Growing, Wireless Communication Equipment Market.
Cadence Ships First Merged Release of Cadence and Orcad Family Products On a Single CD; New Installation and Licensing System Streamlines Time-To-Use.
Cadence Introduces EDA's First User-Focused Internet Communities for PCB Designers; Leading Application Websites, SPECCTRA.com & PSpice.com, Go Live.
Cadence Appoints LeBlanc as Leader of Customer Advocacy Office.
OPEN SYSTEMC INITIATIVE DELIVERS SYSTEMC V2.0 SPECIFICATION AND V1.2 BETA OPEN SOURCE CODE.
EDA forecast hazy; execs say growth tied to IC recovery. (Design).

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles