Printer Friendly
The Free Library
22,741,889 articles and books

Cadence Provides Powerful Low-Risk SystemVerilog Verification from Plan to Closure; Incisive Design Team Product Family Overcomes Obstacles That Have Limited SystemVerilog Adoption.



SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. -- Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc.(NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) (Nasdaq:CDN) today announced the Incisive(R) Design Team family, tailored for RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  design teams looking for Looking for

In the context of general equities, this describing a buy interest in which a dealer is asked to offer stock, often involving a capital commitment. Antithesis of in touch with.
 a low-risk, yet powerful way to adopt SystemVerilog-based verification from plan to closure. The product family leverages proven verification process automation (VPA VPA Valproate
VPA Vancouver Port Authority (Canada)
VPA Virtual Population Analysis
VPA Voluntary Partnership Agreement
VPA Voluntary Placement Agreement
VPA Volume Purchase Agreement
VPA Vermont Principals' Association
) methodologies, technologies, and management solutions from Cadence's acquisition of Verisity. The Incisive Design Team family overcomes many of the obstacles that have until now limited SystemVerilog adoption. These include language maturity, verification IP interoperability, proven methodologies, and availability of supporting tools from assertion and test planning through formal analysis, simulation, acceleration and RTL closure.

Part of a new three-tiered Incisive platform, the Incisive Design Team family includes broad SystemVerilog language support, new product integrations, and tightly coupled See tight coupling.  methodologies optimized for design teams tasked with RTL verification. The family includes:

--Incisive Design Team Manager, a new version of the Incisive Verification Manager for SystemVerilog and VHDL-based verification management, from assertion test planning and tracking, to failure and RTL coverage analysis.

--Incisive Design Team Simulator, enhanced with new SystemVerilog testbench extensions, comprehensive SystemVerilog assertion (SVA SVA School of Visual Arts
SVA Severe (Thunderstorm) Advisory
SVA Statens Veterinärmedicinska Anstalt (National Veterinary Institute, Sweden)
SVA Shareholder Value Added
) support, and integration with the Incisive Design Team Manager.

--Incisive Design Team Xtreme Server, the easiest to adopt, simulator-like acceleration and emulation solution, with SystemVerilog DPI (Dots Per Inch) The measurement of the resolution of display and printing systems. A typical CRT screen provides 96 dpi, which provides 9,216 dots per square inch (96x96). Flat panel displays from 110 to 200 dpi have also been developed.  and SVA support in Q1'06, and integrated with the Incisive Design Team Manager.

--Incisive Design Team Formal Verifier, optimized for design team use prior to testbench availability, with new SystemVerilog SVA extensions.

--A packaged plan-to-closure methodology, tailored for RTL design teams adopting SystemVerilog for verification. The methodology offers incremental steps to improve productivity, quality and predictability with maximum impact and minimum risk. It also includes modules for dynamic and formal assertion-based verification (ABV ABV Above
ABV Alcohol By Volume
ABV Abuja, Nigeria (airport code)
ABV Assault Breacher Vehicle
ABV Accredited Business Valuation specialist
ABV Auxiliary Building Ventilation
ABV Annual Buy Value
ABV Air Bleed Valve
), verification IP reuse, testbench automation, coverage, and verification management. Plan-to-closure leverages proven eRM and sVM methodologies from the Incisive Enterprise family.

"We're very glad to see Cadence going well beyond mere language support with a solution that couples leading simulation and testbench automation solutions," said Peter Hutton, vice president of Engineering at ARC International Inc. "The Incisive Design Team family delivers the technology we need with proven process automation methodology, based around the SystemVerilog language."

Aggressive SystemVerilog-based VPA Roadmap

This new family of Design Team solutions represents the first major step in Cadence's roadmap to offer world-class verification solutions based on SystemVerilog. As part of its "VPA Enablement" program for SystemVerilog, Cadence engineers will continue to work closely with customers on more advanced SystemVerilog capabilities. The program's goal is to infuse in·fuse
v.
1. To steep or soak without boiling in order to extract soluble elements or active principles.

2. To introduce a solution into the body through a vein for therapeutic purposes.
 best-in-class technology and methodology from established products such as Specman(R) Elite and Incisive Verification Manager into SystemVerilog-based solutions.

"The SystemVerilog language has evolved faster than the tools and methodologies required to support it," said Moshe Gavrielov, executive vice president and general manager of the Cadence Verification Division. "The Incisive Design Team-family represents a major step forward by leveraging Cadence's extensive verification technology, management tools, and plan-to-closure methodology. The combined offering will allow Cadence to jump ahead with the highest-value SystemVerilog-based offering in the industry."

"Nethra is focused on meeting aggressive design schedules," said Clement Ip, vice president of ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  Engineering at Nethra Imaging. "The more time we invest on design and verification up front, the faster we get to market through minimized design risk. Using the Incisive Design Team family from Cadence allows us to verify the design much earlier in the cycle, allowing us to hit our goals with a high level of confidence."

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2004 revenues of approximately $1.2 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, the Cadence logo, Palladium, Incisive, Specman Elite, and Xtreme are registered trademarks of Cadence Design Systems in the United States and other countries. All other trademarks are the property of their respective owners.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Oct 24, 2005
Words:708
Previous Article:SightSpeed Announces Free Unlimited Video Calling and Video Mail Service; Company Challenges Consumers to Try SightSpeed for a Superior Video Calling...
Next Article:Citizens First Wholesale Mortgage Co. Prepares for Baby Boomer Housing Surge with Mortgage Builder LOS; Retirement Community Lender Chooses Mortgage...
Topics:



Related Articles
@HDL RELEASES ENHANCED VERSION OF VERILOG DEBUGGING TOOL.
Cadence launches single-kernel verification platform. (Hot wires: news just off the press).
Verific ships first commercially available SystemVerilog parser.
Cadence Donates Technology to IEEE to Enhance SystemVerilog Usability; Data Types and IP Encryption to Be Part of Initial IEEE SystemVerilog Standard.
New Cadence Incisive Formal Verifier Extends the Power of Formal Analysis to Designers' Desktops; Designers Benefit from Improved Productivity and...
Cadence Leads EDA Into New Era of ''Enterprise VPA'' Linking Design and Verification Specialists; Comprehensive Verification Solutions Support e,...
Cadence Advances Segmentation Strategy with 3 Tiers of Verification Products and Methodologies; HDL, Design Team, and Enterprise Families offer...
Cadence Introduces Incisive Enterprise, Linking Multiple Specialists and Languages; Top Tier in Segmented Incisive Platform Combines VPA Technology...
New Cadence ''Knowledge System'' Speeds Adoption and Customization of Incisive Plan-to-Closure Methodology.

Terms of use | Copyright © 2014 Farlex, Inc. | Feedback | For webmasters