Printer Friendly
The Free Library
19,595,263 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence Launches Asia Nanometer Technology Symposium.


Business Editors/High-Tech Writers

Asia Cadence Technology Symposium

HONG KONG--(BUSINESS WIRE)--Aug. 14, 2002

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ), the world's leading supplier of electronic design products and services, today announced the first annual Asia Cadence Technology Symposium (ACTS), August 20-30, 2002 for customers across the Asia-Pacific region. ACTS `02 will identify the coming nanometer design challenges, and present nanometer methodologies and tools specifically designed to address them. In addition to Cadence technologists, speakers at ACTS `02' include distinguished leaders from the electronic design automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) Industry. The event is being supported by Agilent Technologies, Datang, EDN Asia, EDN China, Hewlett Packard, Sun Microsystems, Nikkei Business Asia, Ohio, Tektronix, TSMC TSMC Taiwan Semiconductor Manufacturing Company, Ltd
TSMC Taiwan Semiconductor Manufacturing Corporation
TSMC Traffic Systems Management Center
TSMC Toll Station Management Controller
TSMC Transportation Supply Maintenance Command
TSMC Technical Services Manager Code
, UMC, Valor and Xilinx.

Electronic design today is undergoing rapid changes. As leading innovators increasingly implement nanometer-scale designs, design teams are focusing on wire-centric strategies to create massively complex ICs in an acceptable timeframe. Strategies that are not clearly focused on rapid wire creation, optimization and analysis are destined des·tine  
tr.v. des·tined, des·tin·ing, des·tines
1. To determine beforehand; preordain: a foolish scheme destined to fail; a film destined to become a classic.

2.
 to fail.

With this in mind, ACTS is an excellent opportunity for engineers, designers and managers working in electronic design to learn what's happening in the EDA Industry and at Cadence. Topics will include Cadence's solutions for System-level Design, Wireless Design, Custom IC design, Digital Design, Logic Design, PCB PCB: see polychlorinated biphenyl.
PCB
 in full polychlorinated biphenyl

Any of a class of highly stable organic compounds prepared by the reaction of chlorine with biphenyl, a two-ring compound.
 Design, System Verification Design and IC Packaging Design. A highlight of the event will be SoC Encounter, Cadence's Hierarchical RTL-GDSII flow incorporating Silicon Virtual Prototyping. The schedule for ACTS `02' is: August 20 -- Beijing, PRC, August 23 -- Shanghai, PRC, August 27 -- Hsinchu, ROC, August 30 -- Seoul, ROK. More information and online registration is available at http://acts.cadenceasia.com/overview.

"We are highly committed to customer success," said Matthew Chan, President -- Asia Pacific and Corporate Vice President of Cadence Design Systems, Inc. "We're focused on identifying and understanding nanometer design issues, and providing the methodologies and tools that will be essential for customer success moving forward. This is the primary objective of ACTS '02.'"

About Cadence

Cadence is the largest supplier of electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. IEEE (Institute of Electrical and Electronics Engineers, New York, www.ieee.org) A membership organization that includes engineers, scientists and students in electronics and allied fields. , the world's largest technical professional society, honored Cadence with its 2002 Corporate Innovation Recognition award. With approximately 5,600 employees and 2001 revenues of approximately $1.4 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CDN. More information about the company, its products and services are available at www.cadence.com.

Note to Editors: Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
COPYRIGHT 2002 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:90ASI
Date:Aug 15, 2002
Words:469
Previous Article:NetCare Reports Second Quarter and Six Months Earnings; Significant Changes are Planned to Regain Path to Profitability.
Next Article:eBenX Gathers Industry Thought Leaders to Discuss Future of Employer-Sponsored Health Care and IRS Ruling on HRAs.
Topics:



Related Articles
Cadence First Encounter Selected by Faraday for the Design of Advanced System-on-Chips.
SMIC and Cadence Collaborate to Launch SMIC Reference Flow; SMIC-Cadence Reference Flow Deploys Cadence Encounter Platform.
Cadence launches single-kernel verification platform. (Hot wires: news just off the press).
Cadence to Host Second Asia Cadence Technology Symposium -- ACTS 2003.
Third Annual Asia Cadence Technology Symposium - ACTS Scheduled August 24 Through September 3.
NEC Implements Leading-Edge 90nm Vector Supercomputer Chipset with Cadence Encounter.
New Cadence Physical Verification System Changes Physical Verification Paradigm; Next-Generation Approach Dramatically Reduces Run Time, Improves...
Faraday Successfully Completes a Range of 130-nm Tapeouts With Cadence Encounter; Cadence Synthesis and Physical Implementation Flow Continues to...
VIA Tapes Out 90-Nanometer Designs with Cadence Encounter Digital IC Design Platform; VIA Tapes Out One of the Region's First 90-Nanometer Designs...
Fujitsu Deploys 65nm Reference Design Flow Based on Cadence Encounter GXL Technology; Fujitsu Extends Consecutive First Silicon Success with 150 ASIC...

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles