Printer Friendly
The Free Library
14,551,645 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence Introduces Industry's First Yield Diagnostics Tool; Encounter Test Pinpoints Most Critical Design-Related Yield Issues.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. -- Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) (Nasdaq:CDN) today announced Cadence(R) Encounter(TM) Diagnostics, the industry's first yield diagnostics tool. Encounter Diagnostics accelerates yield by identifying customers' most critical nanometer IC yield issues and precisely locating root cause defects. The result is higher yield in less time. The new tool supports all digital design styles and test vectors produced by all popular ATPG ATPG Automatic Test Pattern Generation
ATPG Automatic Test Program Generator
 tools.

"Leading-edge chip designers and manufacturers require advanced diagnostic tools to effectively test and verify their increasingly complex designs," said Michael Bouvier Bouvier refers to several things:
  • Bouvier (grape) is a grape variety grown in Austria and Hungary.
  • Bouvier des Flandres and Bouvier Bernois are breeds of dogs.
  • Bouvier's Law Dictionary
  • Bouvier
, manager of PowerPC New Product Intro at IBM (International Business Machines Corporation, Armonk, NY, www.ibm.com) The world's largest computer company. IBM's product lines include the S/390 mainframes (zSeries), AS/400 midrange business systems (iSeries), RS/6000 workstations and servers (pSeries), Intel-based servers (xSeries) . "We collaborated with Cadence to refine a diagnostics system that can deliver a unique set of features and capabilities ideal for both volume and precision nanometer diagnostics."

Yield ramp is perhaps the biggest challenge presented by nanometer designs today. According to according to
prep.
1. As stated or indicated by; on the authority of: according to historians.

2. In keeping with: according to instructions.

3.
 a recent report from International Business Strategies, Inc., the time to reach nominal yield Nominal Yield

The interest rate stated on the face of a bond, it represents the percentage of interest to be paid by the issuer on the face value of the bond.

Notes:
This is sometimes referred to as the coupon rate.
 has lengthened to six to nine months for 130-nanometer designs. Many IC products do not reach expected yields during their lifetime. The main problem is subtle design-process interactions that are not predictable before actual silicon and difficult to isolate within silicon.

Encounter Diagnostics brings a proven solution to the general market for the first time. Developed in conjunction with IBM and demonstrated with select customers, the tool provides a unique set of advanced capabilities required for effective volume and precision operation. It includes static and dynamic diagnostics, patented Pattern Fault Modeling, and support of all industry standard test vectors.

Traditional ATPG-based diagnostics tools are typically less than 40 percent accurate at 130 nanometers and do not support volume operation, dynamic diagnostics, customizable fault modeling, or vectors generated by other ATPG tools. Encounter Diagnostics was developed specifically to accelerate nanometer yield in production manufacturing environments. In volume mode, the tool identifies the most critical design-related issues based on analyzing a statistically significant sample size. In precision mode, it precisely locates the root cause defects, which can then be verified in a physical failure analysis lab.

"Combining Encounter Diagnostics' advanced precision capabilities with our EmiScope time-resolved emission microscope provides joint customers with a very effective method of locating nanometer defects," said Dr. Israel Niv, president, Diagnostics and Characterization Group, Credence Systems Corporation.

"AMD (Advanced Micro Devices, Inc., Sunnyvale, CA, www.amd.com) A major manufacturer of semiconductor devices including x86-compatible CPUs, embedded processors, flash memories, programmable logic devices and networking chips.  has used Encounter Diagnostics for evaluation and it has helped us achieve many of our target yields," said Pat Patla, director, Server/Workstation Marketing, AMD's Microprocessor Business Unit. "AMD is utilizing some of the most advanced software tools available within our Automated Precision Manufacturing to achieve unprecedented yield levels to deliver the greatest performance to our customers."

"Yield ramp is a huge problem for our customers working on nanometer ICs," said Paul Estrada, general manager of Encounter Test for Cadence Design Systems. "Encounter Diagnostics provides a proven system for quickly finding the root cause of the most critical design-related issues."

Encounter Diagnostics will be available in the Encounter Test 2.2 release shipping at the end of October.

About Cadence

Cadence is the world's largest supplier of electronic design technologies and engineering services. Cadence products and services are used to accelerate and manage the design of semiconductors, computer systems, networking equipment, telecommunications equipment, consumer electronics, and other electronics based products. With approximately 4,850 employees and 2003 revenues of approximately $1.1 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and trades on both the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 and Nasdaq under the symbol CDN. More information is available at www.cadence.com.

Cadence and the Cadence logo are registered trademarks and Encounter is a trademark of Cadence Design Systems, Inc. in the U.S. and other countries. All other trademarks are the property of their respective owners.
COPYRIGHT 2004 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Oct 19, 2004
Words:624
Previous Article:Getting Executives to Take Security Seriously: Survey Reveals IT Manager Strategies.
Next Article:Journal Communications Reports Third Quarter Results.
Topics:



Related Articles
Cadence Unveils Industry's Most Comprehensive Test Solution to Link Design and Manufacturing; Encounter Test Solutions Minimizes Cost, Maximizes...
Cadence Brings Timing to the Manufacturing Floor; Cadence Encounter Test Delivers True-Time Delay Test for Nanometer Design.
Cadence and ARM Tackle Signal Integrity Issues for Foundry Program Partners with New Views.
Cadence Supports TSMC Reference Flow 6.0 to Accelerate 65-Nanometer Design.
Cadence Supports STARC Technology to Improve Delay Test Quality; Top Japanese Research Center's Quality Model Validates Superior Coverage of Cadence...
Kawasaki Micro Maximizes Delay Test Coverage with Latest Cadence Technology; Encounter True-Time Now Delivers Faster-Than-at-Speed Delay Test for...
Cadence Validates Test and Diagnostic Flow with Agilent; Encounter Test Successfully Validates Compatibility with Agilent 93000 SOC Series to Address...
New Cadence SoC Encounter GXL Addresses Customers' Nanometer Design Yield and Variation Challenges; Yield Aware RTL to GDS Implementation Flow...
Teradyne and Cadence Address Improved Test and Diagnostic Flow for Nanometer Devices.
Test Insight Addresses Improved Design-for-Test Flow with Cadence; Integrated Test Flow Uses Cadence Design Data to Debug Test Programs before...

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles