Printer Friendly
The Free Library
19,595,263 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence First Encounter Global Physical Synthesis Wins IEC DesignVision Award.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. -- Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) (Nasdaq:CDN) today announced that its Cadence(R) First Encounter(R) Global Physical Synthesis (GPS) technology has won the International Engineering Consortium (IEC (International Electrotechnical Commission, Geneva, Switzerland, www.iec.ch) An organization that sets international electrical and electronics standards founded in 1906. It is made up of national committees from over 60 countries.

IEC - International Electrotechnical Commission
) DesignVision award for ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  and IC Implementation at DesignCon 2005. First Encounter GPS integrates silicon virtual prototyping and second-generation global physical synthesis technology into a single environment optimized for very large-scale system-on-chip design.

Building on the Cadence Encounter digital IC design platform's recognized leadership in the market, First Encounter GPS leverages Encounter RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  Compiler's global-focused synthesis methods to close timing quickly even on very large circuit blocks. This in turn supports the rapid design and assembly of densely integrated ICs common in high end graphics, networking and processor applications. First Encounter GPS supports RTL-to-placed gates and netlist-to-placed gates design flows.

"We are very proud that the International Engineering Consortium selected us," said Wei-Jin Dai, platform vice president, digital IC implementation at Cadence. "This is further validation that First Encounter GPS's physical synthesis is living up to the reputation it began building last year. The growing number of high end tapeouts and now this award reflect our commitment to helping Cadence customers put very complex and differentiated electronics into silicon, ahead of their competitors."

With over 100 90-nanometer designs either taped out or underway, and multiple 65-nanometer projects in progress, First Encounter GPS provides a production-proven path to high end silicon.

About Cadence

Cadence is the world's largest supplier of electronic design technologies and engineering services. Cadence products and services are used to accelerate and manage the design of semiconductors, computer systems, networking equipment, telecommunications equipment, consumer electronics, and other electronics based products. With approximately 4,850 employees and 2003 revenues of approximately $1.1 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and trades on both the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 and Nasdaq under the symbol CDN. More information is available at www.cadence.com.

Cadence, the Cadence logo, and Encounter are registered trademarks of Cadence Design Systems in the United States and other countries. All other trademarks are the property of their respective owners.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Feb 2, 2005
Words:360
Previous Article:Mansfield Minerals Inc.: Trenching Discovers Higher Grade Copper-Gold and a New Gold-Silver Zone and Drilling Underway; Rio Grande Project,...
Next Article:University of La Verne College of Law Faculty Given Top Award by International Legal Fraternity.



Related Articles
Cadence Announces First Encounter Global Physical Synthesis; New Second-Generation Physical Synthesis Breaks Capacity and Speed Barrier, Supports...
Synplicity's Structured/Platform ASIC Products Selected as DesignVision Award Finalist.
Novas' Verdi Product Wins DesignVision Award for Innovation; Advanced Debug Technology Accumulates Industry Awards as it Garners Top Spot in Design...
Cadence X Architecture Design Solution Wins 2006 IEC DesignVision Award; Industry's First IC Physical Implementation System for X Architecture...
Best Innovators of Electronic Design Honored at DesignCon 2006.
Best Innovators of Electronic Design Honored at DesignCon 2006.
IEC Announces 2007 DesignVision Finalists Recognizing Best Tools and Products in Semiconductor Industry.
DesignVision Winners Take the Stage at DesignCon 2007 Accepting Awards for Best Tools and Products in Semiconductor Industry.
Synplicity's Open IP Encryption Methodology Wins 2007 DesignVision Award.
IEC's DesignCon 2007 Conference and Exhibition Hosts Thousands of Design Engineers, Award-winning Products and Industry Leaders in Santa Clara.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles