Printer Friendly
The Free Library
19,595,263 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence Fire & Ice QXC Verified for TSMC'S 90 Nanometer Technology.


Business Editors/High-Tech Writers

SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif.--(BUSINESS WIRE)--Dec. 9, 2003

Leading Full-Chip Extractor Accurately Accounts for In-Die Process

Variations To Improve Performance and Yield in Nanometer Designs

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) today announced that Taiwan Semiconductor Manufacturing Company Ltd. (TSMC TSMC Taiwan Semiconductor Manufacturing Company, Ltd
TSMC Taiwan Semiconductor Manufacturing Corporation
TSMC Traffic Systems Management Center
TSMC Toll Station Management Controller
TSMC Transportation Supply Maintenance Command
TSMC Technical Services Manager Code
) has validated Cadence(R) Fire & Ice(R) QXC QXC Qualifying Cross Country (pilot training)  for the company's Nexsys process.

The evaluation verified that Fire & Ice QXC is an accurate full-chip extractor, tackling in-die process variations inherent in 90nm design. With new-generation 3-D models, Fire & Ice QXC correctly accounts for all copper and optical effects, enabling designers to reduce timing margins and improve the performance and yield of their designs. The verification of Fire & Ice QXC for the TSMC Nexsys process optimizes the silicon design chain for customers.

"Our collaboration with Cadence to verify Fire & Ice QXC allows mutual customers to take full advantage of TSMC's leading-edge process technologies," said Genda Hu, vice president of Corporate Marketing for TSMC.

"Fire & Ice QXC provides the highest levels of accuracy, quality and stability we have seen," said Greg Buchner, vice president of Engineering at ATI Technologies “ATI” redirects here. For other uses, see Ati.
ATI Technologies U.L.C. ATI is a major Canadian designer and supplier of graphics processing units, motherboard chipsets, and video display cards.
. "We conducted a run of our RADEON 9600 production design through the new release and results from Fire & Ice QXC clearly took into account all significant nanometer effects in the most advanced process we have taped out with so far. Fire & Ice QXC's improved accuracy allows us to design with smaller margins, which lead to faster designs. Our customers demand that we deliver the fastest graphics chips with the most advanced features, and Fire & Ice QXC is one of the key tools that allow us to meet their expectations."

"We are excited to see the successful results of Fire & Ice QXC when applied to TSMC's nanometer processes," said Charlie Huang, corporate vice president of Business Development at Cadence. "Our support of TSMC's processes confirms our leadership in parasitic extraction, providing customers critical solutions to their nanometer design issues."

Fire & Ice QXC integrates seamlessly with the Cadence Encounter(TM) digital IC design platform, including Cadence timing and signal integrity analysis and power verification solutions (SignalStorm(TM), CeltIC(TM) and VoltageStorm(R)). Used during place-and-route of complex ASIC/ASSP and SoC designs, Fire & Ice QXC extracts interconnect parasitic data directly into the SoC Encounter(TM) timing database format for timing and signal integrity analysis or in standard detailed standard parasitic format (DSPF DSPF Detailed Standard Parasitic Format
DSPF Display File
) or standard parasitic exchange format Standard Parasitic Exchange Format (SPEF) is an IEEE standard for representing parasitic data of wires in a chip in ASCII format. Resistance, capacitance and inductance of wires in a chip are known as parasitic data.  (SPEF SPEF Standard Parasitic Exchange Format
SPEF Scottish Print Employers Federation
SPEF South Pasadena Educational Foundation (South Pasadena, California)
SPEF Single Program Element Funding
SPEF Special Program Element Funding
). Fire & Ice QXC also integrates easily with any standard place-and-route or analysis flow via industry standard file formats.

Availability

Fire & Ice QXC is available now. For pricing, contact your local Cadence office.

About Cadence

Cadence is the largest supplier of electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,000 employees and 2002 revenues of approximately $1.3 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CDN. More information about the company, its products and services is available at www.cadence.com.

Cadence, the Cadence logo, Fire & Ice, and VoltageStorm are registered trademarks of Cadence Design Systems, Inc. and SoC Encounter, SignalStorm, and CeltIC are trademarks of Cadence. All other trademarks are the property of their respective owners.
COPYRIGHT 2003 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2003, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Dec 9, 2003
Words:568
Previous Article:Circuit City Selects WebTrends Reporting Service for Comprehensive e-Commerce Analysis; Leading Retailer Looks to WebTrends Solutions to Increase...
Next Article:Interstate Insurance Group Implements Web-Enabled Rating That Integrates IT Breakthroughs from ePolicy Solutions and Docucorp.
Topics:



Related Articles
Cadence and TSMC Team to Accelerate Time-to-Volume for Nanometer Design; Cadence is First Full-Line Distributor of TSMC-Developed Libraries.
TSMC Addresses Nanometer Design Challenges With Foundry Industry's First Dual-Track Reference Flow.
Cadence and Chartered Team to Deliver Solutions for 90-nanometer IC Design.
Cypress Semiconductor Corp. Adopts Cadence Fire & Ice QXC for 130 and 90 Nanometer Flows; In-Die Process Variations Captured by New Generation 3-D...
TSMC and Cadence Tackle Low Power Challenges at 90 Nanometers and below with New TSMC Reference Flow.
Shanghai Research Center for Integrated Circuit Design and Cadence Introduce New CPU/DSP Core-Based Methodology for SoC Chips.
TSMC 90 nanometer libraries support Nexsys 90NM production.
New Cadence PowerMeter Technology Enables Signoff-Quality Dynamic Power Rail Verification; VoltageStorm Dynamic IR Drop Analysis Enhanced with...
Cadence Delivers 50% Power Savings in Latest STARC Production Flow; STARCAD-21 First Production Flow Based on Cadence Encounter 4.2 Digital IC Design...
Cadence Supports TSMC Reference Flow 6.0 to Accelerate 65-Nanometer Design.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles