Printer Friendly
The Free Library
14,652,131 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence Extends the Analog Design Environment for Complex Mixed-signal Design Verification; Accurate Simulations up to 1,000 Times Faster than SPICE.


Business Editors/High Tech Writers

SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif.--(BUSINESS WIRE)--May 1, 2000

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ), the world's leading supplier of electronic design products and services, today announced a new version of its accelerated transistor-level simulator (ATS).

ATS3.0 allows Cadence(R) analog design environment users access to high-performance simulation and verification of mixed-signal designs. A direct integration of ATS into the Cadence analog design environment allows for ease of use, capacity, and simulation performance of mixed-signal designs not previously available. The advanced features of ATS permit it to quickly and accurately verify much larger designs than is currently possible with traditional simulation techniques, thus bridging the simulation gap for combining complex analog, digital transistor, gate level and hardware description language (language) Hardware Description Language - (HDL) A kind of language used for the conceptual design of integrated circuits. Examples are VHDL and Verilog.  (HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards. ) design verification. In addition, the latest release features support for measurements, enhanced partitioning algorithms and faster simulation on a number of circuit topologies.

Tying ATS to the Cadence analog design environment -- the world-standard for analog designers with an installed base of more than 15,000 users -- provides a solid platform for a variety of essential functions. Cadence's analog design environment is the only complete front-to-back analog design platform for full-custom and semi-custom analog, mixed-signal, and radio frequency integrated circuit integrated circuit (IC), electronic circuit built on a semiconductor substrate, usually one of single-crystal silicon. The circuit, often called a chip, is packaged in a hermetically sealed case or a nonhermetic plastic capsule, with leads extending from it for  design (RF IC). The environment integrates a wide range of powerful and proven tools designed to meet the specific needs of designers in various industries such as telecommunications, computer, multimedia, automotive, and aerospace.

ATS For High-Speed Simulation

ATS is an accelerated, transistor-level, time-domain simulator specifically developed for very large, custom digital and mixed-signal circuits. It combines the high speed of metal oxide silicon (MOS (1) (Metal Oxide Semiconductor) See MOSFET.

(2) (Mean Opinion Score) The quality of a digitized voice line. It is a subjective measurement that is derived entirely by people listening to the calls and scoring the results from
) timing simulation with the accuracy of traditional analog simulation provided by simulation program with integrated circuit emphasis (SPICE) simulators. This gives mixed-signal designers a faster simulation method by using a higher speed engine (MOS timing) that is 100 to 1000 times faster than SPICE with high levels of accuracy (within 5 percent of SPICE).

Other commercially available MOS timing simulators have problems handling precision analog and bipolar circuits accurately. ATS, however, partitions analog designs and applies the appropriate analyses automatically. This partitioning with multi-rate simulation speeds up analog circuit analog circuit, electronic circuit that operates with currents and voltages that vary continuously with time and have no abrupt transitions between levels. Generally speaking, analog circuits are contrasted with digital circuits, which function as though currents or  simulation since smaller partitions use smaller matrices with quicker convergence and each partition can have its own time step. ATS is integrated with Cadence Verilog and very high-speed integrated circuit hardware description language (VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction. ) simulators, extending its application into the digital HDL domain.

"Combining mixed MOS timing and SPICE algorithms makes it possible to simulate many large transistor-level circuits that are untouchable untouchable

Former classification of various low-status persons and those outside the Hindu caste system in Indian society. The term Dalit is now used for such people (in preference to Mohandas K.
 today," said Mark Williams, product manager, Custom IC solutions marketing. "Rather than hitting the wall at 10,000 transistors with SPICE, designers can get SPICE-like accuracy, at a higher speed, and in a familiar, trusted design environment with ATS."

Pricing and Availability

ATS integrated with Cadence analog design environment is available in limited quantities now, with volume shipments commencing June 2000. For the Cadence ATS simulator, one-year U.S. list price is $39,600 and it is available on UNIX-based workstations from Sun Microsystems and Hewlett-Packard. Additional information on the product and international pricing is available from local Cadence sales offices.

About Cadence

Cadence is the largest supplier of software products, methodology services, and design services used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,000 employees and 1999 annual revenue of $1.1 billion, Cadence has sales offices, design centers, and research facilities around the world. The Company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CDN. More information about the company, its products and services may be obtained from the World Wide Web at http://www.cadence.com.

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. All other Trademarks are the property of their respective owners.
COPYRIGHT 2000 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2000, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:May 1, 2000
Words:649
Previous Article:InstantDocuments.com Expands Offerings With New Private Label Web Site Service.
Next Article:AltiGen and Acer America Team Up to Deliver Telecom Server and VoIP Solutions to Small to Medium Enterprises, Education, and Government.
Topics:



Related Articles
Cadence Tackles the Question: What's in a Product Name?
Cadence Adds Key Technology for Extending System-on-a-Chip Verification to the Transistor Level.
Cadence Announces NEC's Sign-Off Status for NC-Verilog.
Cadence Announces Powerful Environment for Design and Verification of Large Analog/Mixed Signal SOC Designs.
Xpedion and Cadence Create New Standard for 3G Wireless Development Platform.
Cadence Assura Solution Targets Chip Designers in High-Growth Communications Market Segments.
Cadence Wireless Design Solution Selected By LinCom Wireless; Design Solution Provides Integrated System-to-ASIC Flow for 802.11a.
Cadence Incisive verification platform. (IT News).(Brief Article)
Cadence launches single-kernel verification platform. (Hot wires: news just off the press).
ACAD releases FineSim hybrid simulation analysis tool.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles