Printer Friendly
The Free Library
19,595,263 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence Encounter Platform Supports Virage Logic Structured-ASIC Design Libraries.


Business Editors/High-Tech Writers

SAN JOSE, Calif.--(BUSINESS WIRE)--June 1, 2004

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) and Virage Logic Corporation (Nasdaq:VIRL VIRL Vancouver Island Regional Library
VIRL Violation of Internal Revenue Laws
) today announced support for both Area, Speed and Power (ASAP (chat) asap - As soon as possible. ) Logic(TM) structured-ASIC Metal Programmable and Standard Cell Libraries within the industry-leading Cadence(R) Encounter(TM) digital IC design platform. This leverages the production-proven capabilities of SoC Encounter's IC implementation in the structured array, as well as standard cell markets. Further, it enables mutual customers to make trade-offs between density, cost and performance according to their requirements. This capability is deployed with SoC Encounter 3.3, in production now.

"Cadence support of Virage Logic's structured-ASIC libraries provides a real advantage to customers," said Lavi Lev lev-,
pref See levo-.
, Cadence executive vice president and general manager. "It expands our industry-leading support in this critical emerging marketplace from traditional ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  vendors to COT customers, who now can enjoy the benefits of the structured-ASIC approach within the integrated RTL-to-GDSII design environment of SoC-Encounter."

"We are excited to announce mutual support for our ASAP Logic Metal Programmable Cell Libraries within the SoC Encounter platform," said Adam Kablanian, president and chief executive officer of Virage Logic. "The large installed base of SoC Encounter users now has the flexibility of mixing and matching our metal programmable and standard cell libraries on the same design to achieve maximum savings in overall chip costs."

About Virage Logic ASAP Logic Products

ASAP Logic products contain application-optimized libraries targeted to unique market requirements and are based on Virage Logic's proprietary and patented routing methodology and cell architecture. ASAP Logic Metal Programmable Cell Libraries are used in System-on-Chip (SoC) designs to economically enable functional reprogrammability by changing only a few metal and via masks. ASAP Logic Standard Cell Libraries are optimized for area, speed, and power and provide up to a 30 percent increase in utilization when compared to conventional standard cell libraries.

About Virage Logic

Virage Logic Corporation (Nasdaq:VIRL) is a leading provider of best-in-class semiconductor IP platforms based on memory, logic, and I/Os that are silicon-proven and production ready. Virage Logic meets market demands for cost reduction, while improving performance and reliability for fabless and integrated device manufacturer See IDM.  (IDM (1) See identity management.

(2) (Integrated Device Manufacturer) A company that performs every step of the chip-making process, including design, manufacture, test and packaging. Examples of IDMs are Intel, AMD, Motorola, IBM, TI and Lucent.
) companies focused on the consumer, communications and networking, handheld and portable, and computer and graphics markets. Virage Logic is headquartered in Fremont, California and has sales, support and engineering offices worldwide. For more information, visit www.viragelogic.com or call 877-360-6690 toll free or 510-360-8000.

About Cadence

Cadence is the largest supplier of electronic design technologies and engineering services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 4,800 employees and 2003 revenues of approximately $1.1 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CDN. More information about the company, its products and services is available at www.cadence.com.

Cadence and the Cadence logo are registered trademarks and Encounter, SoC Encounter and NanoRoute are trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
COPYRIGHT 2004 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Jun 1, 2004
Words:540
Previous Article:REPEAT/Reminder: C-Chip Enters Into an Agreement to Purchase Unique Security, Inc.
Next Article:MatrixOne to Present at the Friedman Billings Ramsey 8th Annual Growth Investor Conference.
Topics:



Related Articles
Virage Logic Announces Support For Viewlogic's Leading ASIC Design Tools.
Faraday Adopts Cadence Encounter Platform for Structured ASIC Design.
Chip Express, Lightspeed, Synplicity, and Tera Systems Team Up to Establish the ''Structured ASIC Association''; Alliance Launches Website to Promote...
Cadence Delivers Encounter RTL Compiler Ultra with Support for VHDL; Cadence Provides Superior Quality of Silicon Throughout the Design Chain.
Agere Systems Uses Cadence Encounter RTL Compiler Synthesis for ASIC Customers.
PDF Solutions and Partners to Advance DFM Message at Design Automation Conference June 13 - 17 in Anaheim; ''DFM Requires Yield Characterization and...
Virage Logic and Cadence Further Enable Low-Power Design.
Adoption of Cadence Encounter RTL Compiler Accelerates in Japan; Cadence Global Synthesis Gets Support from ASIC Customer and Leading ASIC Vendors...
New Cadence SoC Encounter GXL Addresses Customers' Nanometer Design Yield and Variation Challenges; Yield Aware RTL to GDS Implementation Flow...
Faraday Successfully Completes a Range of 130-nm Tapeouts With Cadence Encounter; Cadence Synthesis and Physical Implementation Flow Continues to...

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles