Printer Friendly
The Free Library
19,573,952 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence Contribution to Accellera Boosts Efforts to Standardize IC Design Kits for Designers.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. -- Device-Level Schematic Symbol Set to Improve Interoperability and Cycle Time Efficiencies Across the Design Chain

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. )(Nasdaq:CDN) today announced that it has contributed its custom-design schematic symbol set to the OpenKit Initiative. Part of Accellera, the electronics industry organization focused on electronic-design-automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) standards, the OpenKit Initiative is dedicated to establishing standards for the design kits used by all integrated circuit integrated circuit (IC), electronic circuit built on a semiconductor substrate, usually one of single-crystal silicon. The circuit, often called a chip, is packaged in a hermetically sealed case or a nonhermetic plastic capsule, with leads extending from it for  (IC) designers. These standards are targeted at improving interoperability and cycle time efficiencies across the electronics-design chain, while decreasing custom intellectual property (IP) or IC design costs. The Cadence contribution will form the basis of an open standard for the electronic representation of device symbols.

Design kits provide the design rules, device models, schematic symbols and associated formats required by EDA tools during the design entry, simulation, implementation and verification steps of IC design. With the emergence of the design chain, design kits have become essential for linking semiconductor manufacturers and design teams developing IC-based products. With no current standards, nomenclature, use models, interfaces, quality thresholds, and delivery structures can vary widely, depending on the selection of tools, library or IP and targeted foundry requirements. The OpenKit Initiative has been working to address these problems since January 2004, and the Cadence donation represents a critical first step in creating standards for the design-capture phase of custom IC design.

"This is a great example of how Accellera works with leading EDA companies The external links in this article or section may require cleanup to comply with Wikipedia's content policies.  to accelerate the development of standards important to the growth of our industry," said Dennis Brophy, chairman of Accellera. "Cadence's contribution is the first step in establishing an IEEE (Institute of Electrical and Electronics Engineers, New York, www.ieee.org) A membership organization that includes engineers, scientists and students in electronics and allied fields.  standard for a schematic symbol set."

James Roberts, CAD engineer at Qualcomm, the co-chair of the front end working group, added, "As a user of multiple process design kits (PDKs), it has always been frustrating to move designs from one PDK PDK Phi Delta Kappa (professional organization for teachers)
PDK Portal Development Kit (SAP Enterprise Portal)
PDK Peachtree-Dekalb Airport (Atlanta, GA, USA) 
 to another and then have to correct the wiring in every circuit because of vendor-specific symbol footprints. This symbol standard will go a long way towards easing that problem."

"Cadence has long been recognized as the de facto standard Hardware or software that is widely used, but not endorsed by a standards organization. Contrast with de jure standard.

de facto standard - A widespread consensus on a particular product or protocol which has not been ratified by any official standards body, such as ISO,
 for device-level schematic symbols," said James Lin, vice president of Technology Infrastructure at National Semiconductor. "Cadence's contribution of their symbol set to an industry-wide, open-standards committee is a significant move towards standardizing design kits."

"Cadence has long been a leader in providing support for open standards across the industry to better serve our customers," said Jan Willis, senior vice president of Industry Alliances at Cadence. "Working with groups such as Accellera and Si2, we are actively involved in defining the standards that are necessary to ensure that software, IP, and libraries interoperate seamlessly in our customers' design and manufacturing environments. This contribution continues to demonstrate our commitment to collaboration, based on open standards, to facilitate the growth of the industry, as well as our customers' success."

Accellera provides design standards for quick availability and use in the electronics industry. The organization and its members cooperatively deliver much-needed EDA standards that lower the cost of designing commercial IC and EDA products.

About Cadence

Cadence is the world's largest supplier of electronic-design technologies and engineering services. Cadence products and services are used to accelerate and manage the design of semiconductors, computer systems, networking equipment, telecommunications equipment, consumer electronics, and other electronics-based products. With approximately 4,900 employees and 2004 revenues of approximately $1.2 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and trades on both the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 and Nasdaq under the symbol CDN. More information is available at www.cadence.com.

Cadence, the Cadence logo and Allegro are registered trademarks of Cadence Design Systems. All other trademarks are the property of their respective owners.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Mar 22, 2005
Words:629
Previous Article:The Stride Rite Corporation announces First Quarter Earnings and Conference Call Tuesday, March 29, 2005, at 10:00 a.m. ET, 9 a.m. CT.
Next Article:California Insurance Guarantee Association Selects Guidewire ClaimCenter.
Topics:



Related Articles
Cadence and TSMC Collaborate to Distribute Design Kits for Baseband and RF Foundry Silicon; TSMC Aligns with EDA Leader to Meet Customers'...
@HDL RELEASES ENHANCED VERSION OF VERILOG DEBUGGING TOOL.
Cadence Supports Accellera Standard; Lauds Choice of Sugar 2.0 as Standard Property Specification Language.
Cadence Delivers Verification Productivity Boost for Complex SOC Designs Through Commitment to Industry Standards.
Accellera Elects New Officers; Dennis Brophy Continues as Chair, Shrenik Mehta Elected Vice Chair.
Novas Extends Support for Assertions and Assertion-Based Verification Through Accellera's PSL.
New Cadence Allegro Platform Delivers On-Target, On-Time, High-Speed System Interconnect Design.
Cadence releases new Allegro platform: spotlights system level co-design.
Accellera Announces Formation of Library Characterization & Interoperability Committee, Invites Electronics Industry to Participate.
Cadence Delivers New RF Design Kit Targeting Customer Design Challenges in Wireless; Latest Kit Continues Cadence Execution on Strategy to Address...

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles