Printer Friendly
The Free Library
19,573,952 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence Completes Digital Product Line Segmentation with Introduction of Encounter GXL Technologies; SoC Encounter GXL, Encounter RTL Compiler GXL and Encounter Conformal Low Power GXL Address Challenges at 65nm and Beyond.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. -- Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NASDAQ NASDAQ
 in full National Association of Securities Dealers Automated Quotations

U.S. market for over-the-counter securities. Established in 1971 by the National Association of Securities Dealers (NASD), NASDAQ is an automated quotation system that reports on
:CDNS CDNS Cadence Design Systems, Inc (stock symbol)
CDNS Climatological Data National Summary
CDNS Command Data Network System
CDNS Customer and Data Network Services (Sprint) 
) today announced that it has completed its new product segmentation strategy for the Cadencer(R) Encounter(R) digital IC design platform announced at CDNLive! in September of this year. The now fully segmented Cadence Encounter platform provides customers with multiple levels of technology tailored to specific levels of digital IC design complexity.

The Encounter offerings comprise three levels, Encounter L, XL and GXL GXL Graph eXchange Language (based on XML)
GXL Graphics Library
. The Encounter L product series provides an easy-to-use, integrated, value-priced implementation environment for less complex, flat designs at 150 nanometers and above with gate counts below 5 million. The Encounter XL product series targets large-scale, high-performance, hierarchical designs over 5 million gates. The third series, Encounter GXL, announced today, caters to leading-edge, very high performance designs at 65 nanometers and beyond.

Three separate Cadence press releases discussing this news in greater detail were issued today.

--New Cadence SoC Encounter GXL Addresses Customers' Nanometer Design Yield and Variation Challenges -- Yield Aware RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  to GDS GDS Global Distribution System
GDS Google Desktop Search (Google)
GDS Goodie Domain Service (Vienna University of Technology, Austria)
GDS Guards
 Implementation Flow Targets Leading-Edge Designs at 65nm and Beyond

--Cadence Extends Synthesis Technology Lead and Announces Encounter RTL Compiler GXL -- New Global Synthesis Technology Boosts Quality of Silicon and Productivity

--New Cadence Encounter Conformal con·for·mal  
adj.
1. Mathematics Designating or specifying a mapping of a surface or region upon another surface so that all angles between intersecting curves remain unchanged.

2.
 Low Power GXL Addresses Customer Verification Challenges -- New Conformal Technology Reduces Risk of Functional Errors for Designs at 65nm and Beyond

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2004 revenues of approximately $1.2 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, Encounter and the Cadence logo are registered trademarks and SoC Encounter is a trademark of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Dec 5, 2005
Words:356
Previous Article:Fenwick & West's Third Quarter Silicon Valley Survey Shows Continued Strength in Venture Financing Environment; Up Rounds Outpace Down Rounds for...
Next Article:Celoxica Design Used to Develop Open Source IP For Internet Protocol (IPv6) Services Applications.
Topics:



Related Articles
New Cadence Encounter Conformal Low Power GXL Addresses Customer Verification Challenges; New Conformal Technology Reduces Risk of Functional Errors...
P.A. Semi Develops 65nm, Multicore Processor Family Using Cadence Synthesis and Implementation; Encounter Digital IC Design Platform Supports Rapid...
New Cadence SoC Encounter GXL Addresses Customers' Nanometer Design Yield and Variation Challenges; Yield Aware RTL to GDS Implementation Flow...
Inphi Tapes Out High-Speed Flip-Chip Design with Cadence Encounter Platform; Encounter Global Synthesis and Physical Implementation Help Inphi Corp....
Faraday Successfully Completes a Range of 130-nm Tapeouts With Cadence Encounter; Cadence Synthesis and Physical Implementation Flow Continues to...
Intersymbol Deploys Cadence Encounter Platform in Mixed-Signal Flow to Cut Design Cycles, Die Area; Virtuoso Digital Block Implementation Speeds Time...
VIA Tapes Out 90-Nanometer Designs with Cadence Encounter Digital IC Design Platform; VIA Tapes Out One of the Region's First 90-Nanometer Designs...
VeriSilicon Tapes out Flip-Chip Design With Cadence Encounter; Cadence Encounter Digital IC Design Platform Enables Automatic Flip Chip Flow for 1.6M...
ARC and Cadence Announce Optimized Integration of Encounter(R) Digital IC Platform with ARChitect Processor Configurator.
Si2 Announces Member Demonstrations at the Design Automation Conference.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles