Printer Friendly
The Free Library
19,573,952 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence Assura Solution Targets Chip Designers in High-Growth Communications Market Segments.


Business Editors/High-Tech Writers

SAN JOSE, Calif.--(BUSINESS WIRE)--Oct. 23, 2000

Texas Instruments and Cypress Semiconductor Support Assura Solution

For Verification of Problematic Analog and RF Circuitry

Responding to demands from leading communication chip makers for an advanced, yet easy-to-adopt solution for physical verification Physical verification

A procedure auditors use to ensure that inventory recorded in the book is correct by actually checking out the physical inventory.
, Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ), the world's leading supplier of electronic design products and services, today announced the availability of the Assura(TM) physical verification and extraction tool suite. Fully integrated with the popular Cadence(R) Analog Design Environment, the Assura solution verifies the manufacturability of next-generation communications and system-chips that contain increasing amounts of intricate analog circuitry.

"The Assura suite of tools is the result of a renewed commitment to provide our customers with solutions that are tailored to their very specific requirements in key technology areas," said Charles Albertalli, director of product marketing, physical verification at Cadence. "In addition to developing the most robust physical verification tool suite for complex analog designs, Cadence is also dedicated to making the Assura solution work with our customer's current design methodologies."

The Assura tool suite uses the very successful Diva(R) full custom design and verification interactive use-model, but provides new capabilities, better performance, and increased capacity. Diva rule deck compatibility and a familiar user interface minimize time-to-productivity, as demonstrated in extensive tests performed by engineers at Texas Instruments, Cypress Semiconductor, IBM-SiGe, and Infineon.

"Our next generation, 2.5 and 3G wireless solutions have more complex analog circuitry than ever before," said Felicia James, MSP (1) (Management Service Provider or Managed Service Provider) An organization that manages a customer's computer systems and networks which are either located on the customer's premises or at a third-party datacenter.  EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  manager of Texas Instruments. "We're pushing the envelope of IC manufacturability and Cadence EDA tools which specifically address the uniqueness and complexity of the types of chips we are building."

In addition to product features that ease the transition from previous generation tools, the Assura customer adoption plan provides a convenient, economic migration path for existing Cadence physical verification customers. The plan includes a generous upgrade credit for previous-generation Cadence verification tools, attractive base product pricing, and a master key license program that facilitates simultaneous access to other Cadence tool(s) during the adoption. Assura rule decks are also available for the major foundries as part of the Cadence foundry partnership program.

"Assura picks up where Diva leaves off," said Michael La Bouff, director of corporate CAD at Cypress Semiconductor Corporation. "We have a well-established design flow based on Cadence tools, but we must have a more robust verification solution for our next-generation designs. The Assura solution's functionality meets those needs without costly changes to our current design methodology."

Unique Capability for Analog/Mixed-Signal and RF Chips

The Assura solution incorporates patented technology for hierarchical DRC DRC Democratic Republic of Congo
DRC Down (Stage) Right Center
DRC Director(ate) of Reserve Components
DRC Disability Rights Commission (United Kingdom) 
 and LVS LVS Linux Virtual Server
LVS Live Vaccine Strain
LVS Las Vegas, New Mexico (Airport Code)
LVS Low Voltage Switchgear
LVS Logistical Vehicle System
LVS Laser Vibration Sensor
LVS Logistics Vehicle System
, and the production-proven RC extraction technology from Lucent's Bell Laboratories, bringing the benefits of hierarchical verification to the world of analog/mixed-signal and RF designers. The Assura physical verification and extraction suite provides the fastest turnaround and highest accuracy for full-chip transistor-level DRC/LVS and RC extraction. The Assura solution also includes capabilities for addressing sub-wavelength optical and process proximity effects providing a complete solution for designs at 0.25-micron and below.

Pricing and Availability

The Assura toolset is available for a U.S. list price starting at $81,600 for a one-year license. It is available on UNIX-based workstations from HP, Sun Microsystems, and IBM (International Business Machines Corporation, Armonk, NY, www.ibm.com) The world's largest computer company. IBM's product lines include the S/390 mainframes (zSeries), AS/400 midrange business systems (iSeries), RS/6000 workstations and servers (pSeries), Intel-based servers (xSeries) . For information on international pricing, please contact the local Cadence sales office.

About Cadence

Cadence is the largest supplier of software products, methodology services, and design services used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,100 employees and 1999 annual revenue of $1.1 billion, Cadence has sales offices, design centers, and research facilities around the world. The Company is headquartered in San Jose, and traded on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CDN. More information about the company, its products and services may be obtained from the World Wide Web at http://www.cadence.com.

About Cypress

Cypress Semiconductor is "Driving the Communications Revolution(TM)" by providing high-performance integrated circuit solutions to fast-growing markets, including data communications, telecommunications, computation, consumer products, and industrial-control. With a focus on emerging communications applications, Cypress's product portfolios include networking-optimized and micropower static RAMs; high-bandwidth multi-port and FIFO (First In First Out) A storage method that retrieves the item stored for the longest time. Contrast with LIFO. See traffic engineering methods.

FIFO - first-in first-out
 memories; high-density programmable logic devices; timing technology for PCs and other digital systems; and controllers for Universal Serial Bus See USB.

(hardware, standard) Universal Serial Bus - (USB) An external peripheral interface standard for communication between a computer and external peripherals over an inexpensive cable using biserial transmission.
 (USB USB
 in full Universal Serial Bus

Type of serial bus that allows peripheral devices (disks, modems, printers, digitizers, data gloves, etc.) to be easily connected to a computer.
). Cypress is No. 1 in the USB and clock chip markets. Cypress aims to become the preferred silicon supplier for Internet switching systems and for every Internet data stream to pass through at least one Cypress IC. Its shares are listed on the New York Stock Exchange under the symbol CY. More information about Cypress is accessible electronically on the company's Web site at http://www.cypress.com or by CD-ROM CD-ROM: see compact disc.
CD-ROM
 in full compact disc read-only memory

Type of computer storage medium that is read optically (e.g., by a laser).
 (call 800/858-1810).

About TI

Texas Instruments Incorporated is the world leader in digital signal processing See DSP.

Digital Signal Processing - (DSP) Computer manipulation of analog signals (commonly sound or image) which have been converted to digital form (sampled).
 and analog technologies, the semiconductor engines of the Internet age. The company's businesses also include materials and controls, and educational and productivity solutions. TI is headquartered in Dallas, Texas, and has manufacturing or sales operations in more than 25 countries. Texas Instruments is traded on the New York Stock Exchange under the symbol TXN TXN Texas Instruments (stock symbol)
TXN Transaction (databases)
TXN Tunxi, China (Airport Code)
TXN Tarxien (postal locality, Malta) 
. More information is located on the web site at http://www.ti.com.

Note to Editors: Cadence and the Cadence logo are registered trademarks and Diva and Assura are trademarks of Cadence Design Systems, Inc. All other trademarks are the properties of their owners.
COPYRIGHT 2000 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2000, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Oct 23, 2000
Words:915
Previous Article:EZConnect Completes Acquisition of Encore Wireless.
Next Article:BAT International Reviews Its Year 2000 Racing Season, Present Company Status and Future Corporate Strategy.
Topics:



Related Articles
Cadence Adds Key Technology for Extending System-on-a-Chip Verification to the Transistor Level.
Monterey Design Systems Aligns With EDA Industry Leaders.
Cadence and TSMC Develop Foundry-Specific, Timing-Driven Toolkit for SOC Designs; Cooperative Effort Reduces Time-to-Market and Improves Clock...
TSMC Validates Cadence Parasitic Extractor on Processes Down to 0.18 Micron; Cadence Assura HyperExtract Tool Key to Leading-Edge...
UMC Group Provides 0.18-Micron Process Validation for Cadence Assura HyperExtract Tool; Cadence Parasitic Extractor Gains Momentum with Second Major...
Quickturn and Xilinx Partner to Expand Support for SOC Design Verification and Design Reuse.
The Aart of Chip-Making.
Cadence and TSMC Collaborate to Distribute Design Kits for Baseband and RF Foundry Silicon; TSMC Aligns with EDA Leader to Meet Customers'...
Cadence and UMC Expand Partnership for Deep Submicron CMOS Designs; UMC Joins with Cadence to Provide PDKs for Fabless Market.
Cadence and TSMC Announce Digital Flow Based On Cadence SoC Encounter; Cadence Platform Validated for Hierarchical SoC Design of 0.18-Micron and...

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles