Printer Friendly
The Free Library
19,573,952 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Cadence Announces Samsung Electronics Co., Ltd. Sign-Off Endorsement of BuildGates and PKS Static Timing Analysis in ASIC Design Flows.


Business Editors/High-Tech Writers

SAN JOSE, Calif.--(BUSINESS WIRE)--April 29, 2002

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) today announced that Samsung Electronics Co., Ltd. (SEC) has issued a sign-off endorsement for the static timing analysis (STA) technology embedded within BuildGates(R) synthesis and Cadence(R) Physically Knowledgeable Synthesis (PKS) software for application specific integrated circuit (ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor. ) design flows. SEC now includes BuildGates synthesis and PKS libraries for 0.13-micron and 0.18-micron technologies in its STD (Subscriber Trunk Dialing) Long distance dialing outside of the U.S. that does not require operator intervention. STD prefix codes are required and billing is based on call units, which are a fixed amount of money in the currency of that country. 150 and STD130 design kits.

The STA engine is integrated within the Cadence SP&R (synthesis/place-and-route) product line. This gives customers a unique sign-off quality timing environment from RTL to GDSII GDSII Graphic Design System II .

"We have been performing static functional and timing verification for our multi-million gate ASIC designs in order to deliver fast design cycle times for our customers. We offer our customers a robust static timing sign-off methodology that has been proven in our deep sub-micron (DSM 1. DSM - Data Structure Manager.

An object-oriented language by J.E. Rumbaugh and M.E. Loomis of GE, similar to C++. It is used in implementation of CAD/CAE software. DSM is written in DSM and C and produces C as output.
) production ASIC designs," said Jeong-Taek Kong, Ph.D., vice president of CAE (1) (Computer-Aided Engineering) Software that analyzes designs which have been created in the computer or that have been created elsewhere and entered into the computer.  Team, Semiconductor R&D Center at SEC. "We are pleased to endorse the fast, accurate STA in BuildGates and PKS for 0.13-micron and 0.18-micron technology flows for our customers."

By embedding the STA capability directly into the SP&R front-to-back design flow, Cadence delivers excellent timing correlation between synthesis and place-and-route, reducing verification and design closure time. This fast and incremental timing engine enables designers to quickly identify and fix timing problems without leaving the SP&R design environment, eliminating the need for a separate STA tool in the design flow.

"Samsung's endorsement is an important milestone for Cadence and reaffirms our technology leadership in SP&R," said Kook-Jin Lim, president of Cadence Korea. "The high capacity and high performance of BuildGates and PKS with the integrated, sign-off STA delivers rapid timing closure in the Samsung ASIC flow. We are committed to supporting Samsung and our mutual customers with our state-of-the-art technology to address their future design needs, and look forward to an enduring collaborative relationship."

About Samsung

Samsung Electronics Co., Ltd. is a global leader in semiconductor, telecommunication, and digital convergence technology. Samsung Electronics employs approximately 64,000 people in 89 offices in 47 countries. Samsung Electronics is the world's largest producer of memory products, Smart Card Chips, Display Driver ICs, TFT-LCDs, CDMA (Code Division Multiple Access) A method for transmitting simultaneous signals over a shared portion of the spectrum. The foremost application of CDMA is the digital cellular phone technology from QUALCOMM that operates in the 800 MHz band and 1.9 GHz PCS band.  mobile phones, monitors and VCRs. Samsung Electronics consists of four main business units: Digital Media Network, Device Solution Network, Telecommunication Network and Digital Appliance Network Businesses. For more information, please visit the web site, http://www.samsungelectronics.com.

About Cadence

Cadence is the largest supplier of electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,600 employees and 2001 revenues of approximately $1.4 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CDN. More information about the company, its products and services are available at www.cadence.com.

Cadence, BuildGates, and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
COPYRIGHT 2002 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2002, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Apr 29, 2002
Words:546
Previous Article:Azurix Extends Consent Payment Deadline.
Next Article:Cadence SP&R Technology Selected by Sun Microsystems for Complex ASICs.
Topics:



Related Articles
Cadence Methodology Powers Samsung Electronics' Advanced SOC Design Environments; Collaboration Leads to Timing Closure Flow for 0.25- and...
Cadence Announces Toshiba America Electronic Components Endorsement of Ambit BuildGates Static Timing Analysis in ASIC Design Flows.
Cadence New 64-Bit SP&R Is Market's Highest Capacity Solution For IC Design.
Cadence Announces Sign-off Support From LSI Logic for Cadence SP&R In ASIC Design Flows.
Cadence Announces Sign-Off Status for Its NC-Verilog Simulator At Mitsubishi Electric Corporation.
Cadence SP&R Design Technology Integrated in Toshiba ASIC Design Flow.
Cadence SP&R Signal Integrity Design Flow Adopted Worldwide by Toshiba.
Samsung Selects Cadence PCB Technology for Design of Network System Products; Samsung Chooses Cadence to Reduce Development Cycles for High-speed...
Sequence Low-Power Design Portfolio Adopted by Samsung Electronics; Samsung Releases Sequence Power Tools Design Kits for Latest Process Technologies.
CeltITC 4.0 for nanometre IC design. (IT News).

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles