Printer Friendly
The Free Library
14,582,462 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

C Level Design Builds World-Class Executive Management Team With More Than 94 Years of Electronics and EDA Industry Experience.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif.--(BUSINESS WIRE)--Feb. 22, 1999--

David Park
This article is about David Park the painter, for the golfer see David Park (golfer)


David Park (1911–September 20, 1960) was part of the post-WWII alumnae of the San Francisco Art Institute which was called the California School of Fine Arts
, Martin Harding, and Martin Baynes to Lead Marketing,

Sales, and Engineering for System-Level Tool Startup

C Level Design, Inc. today announced three executive hirings that round out the company's senior management team.

The company has appointed electronics and electronic design automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) industry veterans David Park, Martin Harding, and Martin Baynes to the positions of vice president of worldwide marketing, vice president of worldwide sales, and vice president of worldwide engineering, respectively.

Together with C Level Design's president and CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board. , Daniel Skilken, and its chief technology officer, Yuri Panchul, the company's executive management team has more than 94 years of combined industry experience including senior management posts at Synopsys (Nasdaq:SNPS SNPS Space Nuclear Power System ), Mentor Graphics (Nasdaq:MENT), Cadence (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ), and Summit Design (Nasdaq:SMMT SMMT Society of Motor Manufacturers and Traders
SMMT Short Message Mobile Terminated
SMMT System Mechanic Mobile Toolkit
).

"We've put together a world-class executive management team to drive our organization into the next millennium and help the electronic design community reach the next plateau of productivity improvement," said Skilken.

"Beyond their strong backgrounds and outstanding individual talents, the new members of our management team bring a tremendous track record of technical and business success to C Level Design. We anticipate this core team will create similar success for our company as it develops and penetrates the system-level design market in the coming years."

David Park, vice president of worldwide marketing, has more than 13 years of development and marketing experience in the electronics and EDA industries. Prior to joining C Level Design, Park was group marketing manager of Synopsys' High Level Verification Group, responsible for Synopsys' hardware/software co-verification products.

In his two years at Synopsys, Park moved the co-verification business from a distant second place in the market to number one in product sales. Prior to Synopsys, Park was the director of technical marketing for Summit Design. Park's work at Summit was key to the technical positioning and worldwide customer acceptance of Summit's system-level design and verification products.

Before joining Summit, Park was an applications engineering consultant in the sales organization of Mentor Graphics, and a member of the technical staff at the Autonetics Marine Systems Division of Rockwell International. Park received a B.S. in electrical engineering from the University of California The University of California has a combined student body of more than 191,000 students, over 1,340,000 living alumni, and a combined systemwide and campus endowment of just over $7.3 billion (8th largest in the United States). , Irvine.

Martin Harding, vice president of worldwide sales has over 28 years of experience in sales and marketing in the EDA and semiconductor industries. Before joining C Level Design, Harding was the vice president of worldwide sales for Ambit Design Systems (acquired by Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
). At Ambit, he built a distribution channe Harding drove Ambit's sales to $12 million dollars in the first year in head-to-head competition with Synopsys, making Ambit the fastest growing company in EDA history. Prior to Ambit, Harding was the vice president of sales and marketing for Virtual Chips, a provider of synthesizable cores and semiconductor intellectual property (IP). At Virtual Chips (acquired by Phoenix Technology), he quadrupled sales in the first 18 months and transformed the company's focus from consulting to product sales.

Before joining Virtual Chips, Harding was the vice president of sales for Chronologic Simulation (acquired by Viewlogic Systems). He drove Chronologic's sales from $4.9 million to $18 million in one year in head-to-head competition with Cadence.

Prior to Chronologic, he was director of the ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  Business Group for Cadence and Gateway Design, and established Verilog as the de facto [Latin, In fact.] In fact, in deed, actually.

This phrase is used to characterize an officer, a government, a past action, or a state of affairs that must be accepted for all practical purposes, but is illegal or illegitimate.
 simulation standard for ASIC and system development. Harding also was regional sales manager, and divisional marketing manager for Fairchild's gate array and advanced technology products. Harding holds a B.S. in electronics from Crawley College in the UK.

Martin Baynes, vice president of worldwide engineering, has over 25 years of experience in engineering management in both EDA and electronic design. Before joining C Level Design, Baynes was the vice president of engineering operations for Aspec Technology, a library IP provider to semiconductor companies.

Prior to Aspec, Baynes was the vice president of engineering for Zycad where he managed all simulation acceleration product development and support. At Zycad, he managed the development of over 22 major software and hardware releases for 12 products, including a super-scalar simulation accelerator.

Before joining Zycad, Baynes was director of engineering for simulation and synthesis products at GenRad Design Automation, and also was the director of engineering for ASIC development for National Semiconductor in Europe. Baynes received a B.S. in electronics from Southampton University and an M.S. in Digital Systems from Brunel University in the UK.

About C Level Design

C Level Design, Inc. is a privately held company privately held company

A firm whose shares are held within a relatively small circle of owners and are not traded publicly.
 founded in 1997 to develop and market system-level design automation software products for electrical engineers. C Level Design's tools dramatically reduce the time it takes to move from algorithm and system specification to hardware implementation.

The company's products enable engineers to design and verify systems at the C level for higher performance and productivity, and then automatically compile their designs to HDL (Hardware Description Language) A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards.  code that is compatible with industry standard synthesis tools from Synopsys, Cadence, and Mentor Graphics. For more information, visit http://www.cleveldesign.com.
COPYRIGHT 1999 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 1999, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Feb 22, 1999
Words:838
Previous Article:CommQuest and Advanced Recognition Technologies, ART, Unite to Offer Voice Recognition as an Upgrade Feature to Handset OEMs.
Next Article:Raytheon Selects National Technical's NQA, USA Unit as Exclusive Registrar for ISO 9001 Certification.
Topics:



Related Articles
Synopsys Appoints New Vice President, Operations Controller; Rick Neely to Assume Responsibility for Synopsys' Global Financial Management.
Synopsys Appoints New Vice President and General Manager for the System-Level Design Business Unit.
C Level Design Completes $3.1 Million Second Round Financing From Band of Angels and Sofinnova; Former Cadence Executive Doug Fairbairn Joins Board...
Cadence Selects Gianfagna to Head System Level Design Group; New Group is Led by Executive with 25 Years of Semiconductor and EDA Industry Experience.
Cadence Promotes Kevin Bushby to Lead Worldwide Field Operations.
PTC Partners with Leading EDA Vendor to Provide Integrated Electronics Product Development Capabilities.
PTC Partners with Leading EDA Vendor to Provide Integrated Electronics Product Development Capabilities.
Cadence Appoints LeBlanc as Leader of Customer Advocacy Office.
Silicon Metrics and Cadence Partner to Provide Advanced Cell Characterization, Modeling Solution.
Mentor Graphics New QuickUse IP Repository Chosen by Agere Systems.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles