Printer Friendly
The Free Library
19,585,946 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Brion's LMC Put in 65nm Volume Production by Crolles2 Alliance; Alliance Also Begins 45nm Development Using Tachyon OPC+.


SANTA CLARA, Calif. -- Brion Technologies today announced the successful completion of its initial joint development agreement with the Crolles2 Alliance, enabling STMicroelectronics, Philips Semiconductors and Freescale Semiconductor to put Brion's Tachyon tachyon (tăk`ēŏn'), hypothetical elementary particle that travels only at speeds exceeding that of light. According to the theory of relativity, the speed of light is the limiting velocity for all ordinary material particles. (TM) LMC LMC Large Magellanic Cloud (also see SMC)
LMC Library Media Center
LMC Lees-McRae College (Banner Elk, NC)
LMC Lutheran Medical Center
LMC League of Minnesota Cities
LMC Local Medical Committee
, model-based, full-chip, through-process-window, lithography manufacturability verification solution in production on a fully automated 65nm process flow.

Based on the success of the joint development work, which began in April 2005, the Crolles2 Alliance has placed a follow-on order for additional Tachyon capacity, including both Tachyon LMC for 65nm & 45nm RET verification and Tachyon RDI RDI - Receiver Data Interface  design inspection for 90nm. The alliance has also entered into a new agreement with Brion to develop OPC (1) (OpenGL Performance Characterization) A project group within GPC that manages OpenGL benchmarks. OPC endorses the Viewperf and GLperf benchmarks. Viewperf was created by IBM and OPC provides viewsets for it, which are combinations of tests using specific  for 45nm devices. The joint development work will use Brion's Tachyon OPC+, an innovative tool that gives users an accurate and predictable method for creating OPC and RET features without sacrificing speed or cost of ownership.

"Brion's Tachyon LMC model-based, full-chip verification technology fundamentally changes how we approach production of 65nm designs," said Joel Hartmann, operations director for Crolles2, based in Crolles, France. "Using Tachyon, we achieve faster and more predictable cycle times -- accelerating our chip time-to-market."

Both Tachyon LMC and OPC+ use Brion's Focus Exposure Modeling (FEM) technology, an unprecedented one-model, through-process-window, full-chip lithography simulation capability that serves as the basis for achieving exceptional accuracy and speed.

"We're honored to expand our working relationship with the Crolles2 Alliance team, leaders in innovation within the OPC and RET community," said Eric Chen, chief executive officer of Brion. "The success of our strategic partnership validates Brion's Tachyon computational lithography platform, which continues to lead the industry in addressing the challenge of achieving highly accurate lithography modeling and verification without compromising throughput."

The Tachyon platform, noted for its unmatched accuracy and speed for full-chip lithography simulation, fuses the strengths of image-based simulation with the polygon- and contour-based geometry processing used by conventional physical design EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  tools. This hybrid approach enables best-in-class accuracy, comprehensive coverage, predictable run times and flexible user controllability. Since the Tachyon platform first shipped in 2003, thousands of production circuit layers have been processed by Tachyon systems worldwide.

About the Crolles2 Alliance

The Crolles2 Alliance brings together STMicroelectronics, Philips and Freescale in an alliance of unprecedented scope in the microelectronics sector. Their joint Crolles2 center is focusing on specific CMOS (Complementary Metal Oxide Semiconductor) Pronounced "c-moss." The most widely used integrated circuit design. It is found in almost every electronic product from handheld devices to mainframes.  technologies at the forefront of semiconductor R&D, including design platform and packaging. The Alliance is currently running 90nm in production, 65nm for prototyping and continues developing CMOS processes at 45nm and, ultimately, the 32nm node.

About Brion Technologies

Brion Technologies, Inc. is the pioneer and leader in Lithography-Driven Design & Manufacturing(TM). Founded in 2002, the privately held company privately held company

A firm whose shares are held within a relatively small circle of owners and are not traded publicly.
 is headquartered in Santa Clara, California Santa Clara, California (IPA: /ˌsæntəˈklærə/) , founded in 1777 and incorporated in 1852, is a city in Santa Clara County, in the U.S. state of California. . Brion's Tachyon(TM) platform, a highly accurate and ultra-fast data and simulation engine, enables a unique set of capabilities that address the interrelated in·ter·re·late  
tr. & intr.v. in·ter·re·lat·ed, in·ter·re·lat·ing, in·ter·re·lates
To place in or come into mutual relationship.



in
 challenges of design, photomask making and wafer printing in semiconductor microlithography. The company leads the worldwide emerging market of optical proximity correction Optical proximity correction (OPC) is a photolithography enhancement technique commonly used to compensate for image errors due to diffraction or process effects. The two most common applications for OPC are linewidth differences between features in regions of different density (e.  (OPC) verification, and is expanding its product portfolio. For further information, visit Brion Technologies' Web site at www.brion.com or call 408-653-1500.

Lithography-Driven Design & Manufacturing and Tachyon are trademarks of Brion Technologies, Inc.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Jun 6, 2006
Words:520
Previous Article:RASIRC Selected by SEMI as Technology Innovation Showcase Winner; Ultra Pure Steam Generation to Preview at SEMICON West.
Next Article:Info Security Products Guide Names Locate Winner of the 2006 Global Excellence in Asset Management Award; Customers Have Voted From Around the World,...



Related Articles
LMC sees sharp downturn in tire sales. (Market Focus).
Endura2 platform sets new standard for semiconductor manufacturing systems.
Brion Teams with Crolles2 Alliance Partners to Develop Lithography Process Window Applications.
Toshiba and NEC Electronics to Collaborate on 45-nanometer System LSI Process Technologies, Begin Dialogue on Comprehensive Alliance with Focus on...
Hitachi, Toshiba and Renesas to Establish Semiconductor Foundry Planning Company.
Renesas Technology Chooses Brion's Tachyon(TM) RDI Platform; Tachyon Gains Momentum as Chipmakers Seek to Prevent Killer Defects in 65nm Designs.
Fujitsu and Advantest to Establish Joint Venture to Create Semiconductor Prototypes Using Electron Beam Direct Lithography.
Fujitsu and Advantest Establish Joint Venture for LSI Prototyping Services: e-Shuttle, Inc.; World's First Commercialization of Electron Beam Direct...
Brion Collaborates with STARC on its Tachyon-Based Workflow.
Brion Introduces Lithography Awareness to IC Design Flow.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles