Printer Friendly
The Free Library
19,595,263 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Breker Verification Systems, Inc. Releases Trek(TM), the Graph Based Functional Test Synthesis Solution.


AUSTIN, Texas -- Breker Verification Systems, Inc. announced today the release of its flagship product A primary product of a company, which is typically why the company was founded and/or what made it well known. For example, MS-DOS, Windows and the Microsoft Office suite have been flagship products of Microsoft. CorelDRAW is a flagship product of Corel Corporation.  Trek, the first commercial graph based functional test synthesis tool. The tool is targeted at developing functional vectors for complex designs, and solves the problem of understanding, defining and analyzing complicated verification requirements.

Trek's technology is based on the creation of a visual graph based verification plan from which functional tests are automatically generated. The result? Trek reduces verification effort by 11-14x while providing 100% verification plan coverage.

Adnan Hamid, Breker CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board.  and founder said, "Clearly, the verification challenge today is to understand and define the complex verification requirements needed to ensure proper functionality in our designs. Trek provides a practical, concise solution to construct and analyze verification plans where no functional cases are left behind. By automatically generating test vectors The introduction to this article provides insufficient context for those unfamiliar with the subject matter.
Please help [ improve the introduction] to meet Wikipedia's layout standards. You can discuss the issue on the talk page.
 from the plan the tool eliminates the need for large amounts of testbench software development. Trek also guarantees 100% verification plan coverage without requiring time consuming testbench tuning iterations."

Comprehensive Verification Planning

Previous attempts at using graphs in functional verification Functional verification, in electronic design automation, is the task of verifying that the logic design conforms to specification. In everyday terms, functional verification attempts to answer the question "Does this proposed design do what is intended?" This is a complex task,  have failed because the graphs exploded ex·plode  
v. ex·plod·ed, ex·plod·ing, ex·plodes

v.intr.
1. To release mechanical, chemical, or nuclear energy by the sudden production of gases in a confined space:
 in size and complexity. Trek solves this problem by combining graph based technology with a dependency dependency

In international relations, a weak state dominated by or under the jurisdiction of a more powerful state but not formally annexed by it. Examples include American Samoa (U.S.) and Greenland (Denmark).
 resolution engine to provide a compact yet powerful way to understand, construct and analyze complex verification plans. The verification plan may be input either graphically or as source code. The tool provides graphical feedback to visualize the verification plan and analyze it for completeness and coverage before any simulation has been run. This ensures that no functional cases are forgotten when constructing the verification plan.

Automatically Generates Test Vectors

Trek uses this graph based verification plan to automatically generate test vectors for existing verification environments. These test vectors provide input stimulus stimulus /stim·u·lus/ (stim´u-lus) pl. stim´uli   [L.] any agent, act, or influence which produces functional or trophic reaction in a receptor or an irritable tissue.  to the design and check that the output results are correct. Automatically generating test vectors from the verification plan eliminates the huge software development efforts needed today to construct testbenches. Trek is compatible with testbench tools like System Verilog, Verilog, Vera, Specman and SystemC and is designed to extend existing verification flows thereby preserving prior investments in functional verification.

100% Verification Plan Coverage

Trek provides 100% verification plan coverage while making efficient use of available simulation resources. Pre-simulation analysis estimates the number of tests needed to achieve 100% plan coverage and post simulation analysis (language, simulation) SIMulation ANalysis - (SIMAN) A simulation language, especially for manufacturing systems, developed by C. Dennis Pegden in 1983.

["Introduction to Simulation using SIMAN", C.D. Pegden et al, McGraw-Hill 1990].
 provides feedback on the coverage achieved to date. By insuring 100% plan coverage the tool eliminates time consuming iteration One repetition of a sequence of instructions or events. For example, in a program loop, one iteration is once through the instructions in the loop. See iterative development.

(programming) iteration - Repetition of a sequence of instructions.
 needed to tune test benches to hit coverage goals.

Trek is available today. Breker products are sold in the United States United States, officially United States of America, republic (2005 est. pop. 295,734,000), 3,539,227 sq mi (9,166,598 sq km), North America. The United States is the world's third largest country in population and the fourth largest country in area.  through direct sales channels and lists for $32K, (US list price, quantity one) for a one year time-based license.

About Breker

Breker Verification Systems is an EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  (electronic design automation) company that is bridging the gap between verification planning and the testbench using Graph-Based Functional Test Synthesis. Breker has created a functional test synthesis tool used to develop functional verification tests for complex designs. This solution makes the process of understanding, defining and analyzing complicated verification requirements easy and systematic, using a visual graph based verification plan. By generating tests directly from the plan, the tool reduces verification effort by 11-14x while guaranteeing 100% verification plan coverage.

Privately held, Breker was founded in 2003 in Austin, TX. Its corporate headquarters is at 8217 Edgemoor Place, Austin, Texas 78749. Telephone: (512) 415-1199. On the Web at: http:www.brekersystems.com

Trek is a trademark of Breker Verification Systems, Inc. All other trademarks and registered trademarks are the property of their respective owners.
COPYRIGHT 2007 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2007, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:May 14, 2007
Words:583
Previous Article:Breker Verification Systems, Inc. Founded to Develop Graph-based Functional Test Synthesis Technology and Products.
Next Article:Just in Time for Summer: Sun Protection Made Easy.



Related Articles
CAE Plus Introduces New Versions of Its Pro-Active Virtual Prototyping Solutions for Embedded System IC Hardware/Software Development.
Oki Semiconductor Selects @HDL for Verification of ASIC Designs; @HDL Automatic Functional Verification Product Family Selected for use in Oki...
0-In Boosts Efficiency of Coverage-Driven Verification with Structural Coverage and Formal Analysis.
Mentor Graphics Advances Scalable Verification.
Synplicity to Demonstrate Push-Button FPGA Physical Synthesis Technology at DAC 2005; Graph-Based Physical Synthesis Technology Can Deliver a 5 to 20...
Synplicity Unveils Synplify Premier: Its Most Advanced FPGA Implementation Solution; Software Offers Graph-Based Physical Synthesis and...
Synplicity's Synplify Premier Software Wins the Semiconductor Industry News' LSI of the Year Award; The FPGA Physical Synthesis Software Recognized...
Avery Design Delivers PCI Express Gen2 Verification IP and Compliance Test Suite.
Breker Verification Systems, Inc. Founded to Develop Graph-based Functional Test Synthesis Technology and Products.
Synplicity Announces Breakthrough ASIC Verification Solution.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles