Breakthrough Platform from Freescale Advances Multi-Core for Embedded Markets.Combining 45-nm Technology, On-Chip Fabric and an Enhanced Power Architecture[TM] Core, Freescale Sets the Pace for Embedded Multi-Core Semiconductor Design ORLANDO, Fla. -- Freescale Semiconductor Freescale Semiconductor, Inc. is an American semiconductor manufacturer. It was created by the divestiture of the Semiconductor Products Sector of Motorola in 2004. Freescale focuses their integrated circuit products on the automotive, embedded and communications markets. unveils its new Multi-core Communications Platform, an innovative multi-core architecture that delivers breakthrough efficiencies, performance and scale, while addressing the emerging challenges of multi-core software development. Fundamental to Freescale's new approach are the power reduction and integration advantages realized by a migration to 45-nm process technology. Consumer and business demand for new services and rich content is stretching network capacity everywhere. Meanwhile, incremental semiconductor product innovation is not sufficient to keep pace. Equipment manufacturers are looking for Looking for In the context of general equities, this describing a buy interest in which a dealer is asked to offer stock, often involving a capital commitment. Antithesis of in touch with. new processing solutions that enable the creation of long-lived, software-oriented platforms that give service providers the agility to quickly introduce new services over converged networks. Freescale's new platform addresses this trend by fulfilling the promise of embedded multi-core technology and establishing pragmatic new approaches to transforming the world's networks. "Our new platform goes beyond simply adding more cores on a chip. This is a comprehensive SoC architecture based on a cache-coherent and extensively scalable approach to multi-core design," said Lynelle McKay, senior vice president and general manager for Freescale's Networking and Computing Systems Group. "We believe this platform and its ecosystem of enablement will unlock the real potential of multi-core processing, establish new industry benchmarks for total networking performance and dramatically streamline multi-core development." Freescale's new Multi-core Communications Platform is designed to help customers more easily migrate to multi-core environments while preserving the value of legacy software investments. This is made possible by Freescale's rich heritage in developing a broad range of compatible processors based on Power Architecture[TM] technology and the robust ecosystem of Power Architecture silicon enablement. At the heart of the platform is CoreNet[TM] technology, a highly scalable fabric for on-chip connectivity. It is designed to eliminate bus contention Bus contention is an undesirable state of the bus of a computer, in which more than one memory mapped device or the CPU is attempting to place output values onto the bus at once. , bottlenecks and latency issues associated with shared bus/shared memory architectures that are common in other multi-core approaches. CoreNet technology can seamlessly accommodate more than 32 cores as well as heterogeneous core implementations. The move to 45-nm technology for this new multi-core platform enables dramatic performance, integration and power efficiency enhancements designed to outpace Moore's Law "The number of transistors and resistors on a chip doubles every 18 months." By Intel co-founder Gordon Moore regarding the pace of semiconductor technology. He made this famous comment in 1965 when there were approximately 60 devices on a chip. and advance the state of embedded computing. For example, at 45-nm geometries, Freescale is able to engineer a multi-level, cache-coherent hierarchy that endows each core with its own L2 cache (Level 2 cache) A memory bank built into the CPU chip, packaged within the same module or built on the motherboard. The L2 cache feeds the L1 cache, and its memory is slower than L1 memory. The L2 cache feeds the L1 cache, which feeds the processor. while also integrating multi megabytes of shared L3 cache (Level 3 cache) A memory bank built onto the motherboard or within the CPU module. The L3 cache feeds the L2 cache, and its memory is typically slower than the L2 memory, but faster than main memory. . Freescale's multi-core platform includes an enhanced Power Architecture e500-mc core, based on the e500 core, targeting a top frequency of 1.5 GHz. It also integrates proven on-demand application acceleration capabilities such as new data path resource management technology that handles intra-chip message passing and memory buffer reservation. To enable safe and autonomous operation In air defense, the mode of operation assumed by a unit after it has lost all communications with higher echelons. The unit commander assumes full responsibility for control of weapons and engagement of hostile targets. , the platform leverages a hypervisor environment that enables multiple individual operating systems Operating systems can be categorized by technology, ownership, licensing, working state, usage, and by many other characteristics. In practice, many of these groupings may overlap. to share system resources (1) In a computer system, system resources are the components that provide its inherent capabilities and contribute to its overall performance. System memory, cache memory, hard disk space, IRQs and DMA channels are examples. , including processor cores, memory and other on-chip functions. "Rather than throwing a bunch of low-performance CPUs together, Freescale is combining several powerful e500 CPUs in a single device," said Linley Gwennap, principal analyst of The Linley Group. "Using its system-on-a-chip experience, Freescale then adds a high-speed fabric, offload of critical functions and intelligent I/O Intelligent I/O - Intelligent Input/Output . This combination will keep the CPUs operating at a high level of efficiency." To streamline and speed application development on the platform, Freescale is working with virtualized software development firm Virtutech to create a hybrid simulation environment that combines Virtutech's fast functional technology, called Simics[TM], with a Freescale cycle-accurate model of the platform. This environment is designed to enable developers to quickly switch between models for accurate performance prediction In computer science, performance prediction means to estimate the execution time or other performance factors (such as cache misses) of a program on a given computer. It is being widely used for computer architects to evaluate new computer designs, for compiler writers to explore and accelerated development. Virtutech offers Freescale customers and partners a virtualized software development platform that provides a controlled, deterministic and fully reversible environment for the development, debugging and benchmarking of software for complex multi-core-based architectures. The Simics environment allows developers to migrate and partition operating systems and applications onto the virtualized multi-core platform well ahead of silicon availability and without real-world hardware constraints. Freescale is engineering capabilities into the Multi-core Communications Platform to enable advanced debugging while working in tandem Adv. 1. in tandem - one behind the other; "ride tandem on a bicycle built for two"; "riding horses down the path in tandem" tandem with its ecosystem partners to assure availability of tools that can take advantage of these features. These capabilities include integrated instruction trace, watchpoint triggers, cross event triggers, performance monitoring and other debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits. features as defined by the Power ISA (1) (Instruction Set Architecture) See instruction set. (2) (Interactive Services Association) See Internet Alliance. (3) (Internet Security and Acceleration) See .NET. . These features enable dynamic debug essential for providing visibility into complex interactions that may occur among tasks running on different cores. Availability Freescale expects to roll out a comprehensive roadmap of products based on the new Multi-core Communications Platform, the first of which is planned to sample in late 2008. A Virtutech simulation environment is now available for Freescale's current generation of multi-core processors, the MPC (1) (Mobile PC) A handheld or laptop computer. See handheld computer, laptop computer and Ultra-Mobile PC. (2) (MultiPath Channel) See multipath. 8572E and the MPC8641D. The simulation environment for the platform is expected to be available in Q4 2007, allowing development and system optimization to begin prior to product availability. About Freescale Semiconductor Freescale Semiconductor is a global leader in the design and manufacture of embedded semiconductors for the automotive, consumer, industrial, networking and wireless markets. The privately held company privately held company A firm whose shares are held within a relatively small circle of owners and are not traded publicly. is based in Austin, Texas, and has design, research and development, manufacturing or sales operations in more than 30 countries. Freescale is one of the world's largest semiconductor companies with 2006 sales of $6.4 billion (USD USD In currencies, this is the abbreviation for the U.S. Dollar. Notes: The currency market, also known as the Foreign Exchange market, is the largest financial market in the world, with a daily average volume of over US $1 trillion. ). www.freescale.com Freescale[TM] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. (c) Freescale Semiconductor, Inc. 2007. |
|
||||||||||||||
Printer friendly
Cite/link
Email
Feedback
Reader Opinion