Printer Friendly
The Free Library
19,607,059 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Bluespec Joins The SPIRIT Consortium to Advance IP Reuse Interoperability Standards for SoC Design; EDA Company Adds ESL Synthesis Expertise to Further Standards Development.


WALTHAM, Mass. -- Bluespec Inc., developer of the only ESL (1) An earlier family of client/server development tools for Windows and OS/2 from Ardent Software (formerly VMARK). It was originally developed by Easel Corporation, which was acquired by VMARK.  synthesis toolset for control logic and complex datapaths in chip design, has joined The SPIRIT Consortium with the goal to advance interoperability standards for intellectual property (IP) reuse in system-on-chip (SoC) design.

Bluespec's decision to become a member of The SPIRIT Consortium, a global organization focused on establishing multi-faceted IP/tool integration standards that drive sustainable growth in electronic design, was due to The Consortium's design reuse standardization efforts. "We're active promoters of design reuse and interoperability," says George Harper, Bluespec's vice president of marketing, who notes that its underlying synthesis technology automates many aspects of reuse. "We are eager to contribute our expertise to The SPIRIT Consortium."

Adds Ralph von Vignau, chairman of The SPIRIT Consortium: "The Consortium welcomes Bluespec. Their understanding of the flow from ESL design to implementation will be helpful to the Consortium as we extend our current specification to cover comprehensive interoperability between tools and support of ESL."

About Bluespec

Bluespec Inc. manufactures an industry standards-based Electronic Design Automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) toolset that significantly raises the level of abstraction The level of complexity by which a system is viewed. The higher the level, the less detail. The lower the level, the more detail. The highest level of abstraction is the single system itself.  for hardware design while retaining the ability to automatically synthesize To create a whole or complete unit from parts or components. See synthesis.  high-quality RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences; , without compromising speed, power or area. The toolset, the only one focused on control and complex datapaths, allows ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  and FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market.  designers to reduce design time, bugs and re-spins that contribute to product delays and escalating costs. More information can be found on www.bluespec.com or by calling (781) 250-2200.

Copyright 2006 Bluespec, Inc. Bluespec is a trademark of Bluespec, Inc. All other brands, products, or service names may be trademarks or service marks of the companies with which they are associated.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Jan 17, 2006
Words:277
Previous Article:TRINITY Group Construction Opens DC Office, Expands Staff.
Next Article:ACLJ: Supreme Court Decision Upholding Oregon's Assisted Suicide Law ''Disturbing and Dangerous''.
Topics:



Related Articles
Arteris Ships Arteris NoC Solution 1.4 to Accelerate Adoption of Network on Chip; New Version of Arteris NoC IP Library and Design Tools Enhance...
Mentor Graphics Platform Express is the First Platform-Based Design Solution to Support The SPIRIT Consortium's New Specification.
Summit Design Launches Intellectual Property Initiative to Enable Consistent, Pre-Verified, Multi-Vendor Compatible IP.
The SPIRIT Consortium Welcomes STARC as the First Japanese Institute to Support Design Meta-Data Standardization; STARC Becomes The Consortium's...
Tensilica Participates at Design Automation Conference With Technical Presenters, Published Authors and Ballerinas; Company Combines Art, Charity and...
Strategic Partnership Between Si2 and The SPIRIT Consortium to Facilitate Productivity Improvement for SoC Design Flow; Coordination Across...
Synplicity Donation to VSIA Drives IP Encryption Standardization.
Sonics Continues Open Configuration Environment Development.
MIPS and Texas Instruments Get Behind The SPIRIT Consortium with Dedicated Engineering Support.
S2C Partners With Verific Design Automation to Support SoC Design.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles