Printer Friendly
The Free Library
19,607,059 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Bluespec Adds Cosimulation to Its Cycle-Accurate Models; Supports Both SystemC and Verilog Environments, Providing Engineers with Flexibility while Retaining Source-Level Debug Capabilities.


WALTHAM, Mass. -- Bluespec Inc., www.bluespec.com, developer of the only behavioral synthesis solution for control logic and complex datapaths, announced today it has added cosimulation capabilities to its model simulation technology that will allow hardware chip designers to utilize Bluespec's cycle-accurate models in SystemC or Verilog modeling environments. This provides design engineers with the flexibility to leverage accelerated models in the most appropriate and preferred environment for a given stage in design.

"From modeling to RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences; , Bluespec is bridging specifications, modeling and implementations to deliver a comprehensive ESL (1) An earlier family of client/server development tools for Windows and OS/2 from Ardent Software (formerly VMARK). It was originally developed by Easel Corporation, which was acquired by VMARK.  capability," said George Harper, VP Marketing. "Bluespec gives you fast, cycle-accurate models that can be co-simulated in your existing environment. These cycle-accurate models not only help debug To correct a problem in hardware or software. Debugging software means locating the errors in the source code (the program logic). Debugging hardware means finding errors in the circuit design (logical circuits) or in the physical interconnections of the circuits. , but can be delivered to the system-level customer to accelerate software development or design-in."

Bluespec's EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  toolset generates Verilog RTL and cycle-accurate executables from a high-level design The introduction to this article provides insufficient context for those unfamiliar with the subject matter.
Please help [ improve the introduction] to meet Wikipedia's layout standards. You can discuss the issue on the talk page.
. The cycle-accurate models can be integrated into a Verilog System-on-a-Chip (SOC) design, back-annotated into a SystemC model or testbench or become part of a mixed SystemC/Bluespec model.

The cosimulation capabilities enable a heterogeneous design component environment to be easily simulated. With growing use of IP, it is essential that designers mix high-level design with existing IP blocks, at any level of abstraction The level of complexity by which a system is viewed. The higher the level, the less detail. The lower the level, the more detail. The highest level of abstraction is the single system itself. . Bluespec will automatically generate all of the shims required for these models to co-simulate.

Availability

Bluespec's cosimulation support is available now.

About Bluespec

Bluespec Inc. manufactures an industry standards-based Electronic Design Automation (EDA) toolset that significantly raises the level of abstraction for hardware design while retaining the ability to automatically synthesize high quality RTL, without compromising speed, power or area. The toolset, the only one focused on control and complex datapaths, allows ASIC (Application Specific Integrated Circuit) Pronounced "a-sick." A chip that is custom designed for a specific application rather than a general-purpose chip such as a microprocessor.  and FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market.  designers to significantly reduce design time, bugs and re-spins that contribute to product delays and escalating costs. More information can be found on www.bluespec.com or by calling 781-250-2200.

Copyright 2005 Bluespec, Inc. Bluespec is a trademark of Bluespec, Inc. All other brands, products, or service names may be trademarks or service marks of the companies with which they are associated.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Apr 18, 2005
Words:343
Previous Article:Juniper Networks SSL VPN Passes Stringent Security Evaluations; iSEC Partners and Cybertrust Provide Independent Security Validations of the Secure...
Next Article:Sourcefire RNA Becomes Fifth Product in History to Receive NSS Gold Certification; Rare and Prestigious Designation Recognizes RNA's Unique Benefits...



Related Articles
@HDL RELEASES ENHANCED VERSION OF VERILOG DEBUGGING TOOL.
Cadence Incisive verification platform. (IT News).
Bluespec Inc. Announces General Availability of Bluespec Compiler and Bluespec Simulator.
Bluespec and Novas Create the First Comprehensive Debug Environment for High-Level Synthesis.
Bluespec Adds SystemVerilog Assertion Support as It Continues to Build Comprehensive ESL Solution.
Summit Design's Visual Elite Further Strengthens and Links Design Environment for HDL and ESL Designers; New Capabilities Simplify HDL Design Flows...
Summit Design and Actis Design Collaborate to Improve SystemC Designer Productivity; Combining AccurateC(TM) and Vista(TM) IDE for SystemC Promotes...
Summit Design Welcomes Doulos To Its Growing ESL And Embedded Systems Training Program; SystemC Users are Able to Exploit the Advanced Debug and...
Bluespec Plugs ESL Synthesis Hole in SystemC; Open ESL Synthesis Extensions to SystemC Create Unified Environment for Modeling, Design, Verification.
Bluespec's SystemC Synthesis and Low-Power Technology on Display During 43rd DAC.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles