Printer Friendly
The Free Library
19,607,059 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Blue Pearl Software Introduces RTL Closure Tool; Reduces Design Iterations and Improves Predictability.


SANTA CLARA Santa Clara, city, Cuba
Santa Clara (sän`tä klä`rä), city (1994 est. pop. 217,000), capital of Villa Clara prov., central Cuba.
, Calif. -- Blue Pearl Software, Inc., an electronic design automation (EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board. ) company focused on automating the process of RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  closure, announced the release of its first product, Indigo RTL Analysis(TM), for rapid functional closure. The company will release its timing closure product later this year.

Indigo accelerates designs through the synthesis flow by identifying functional issues in RTL designs prior to synthesis. It reduces the number of design iterations required by resolving issues such as synchronization (1) See synchronous and synchronous transmission.

(2) Ensuring that two sets of data are always the same. See data synchronization.

(3) Keeping time-of-day clocks in two devices set to the same time. See NTP.
 of data crossing clock domains and logic races. Indigo's powerful new high-level functional analysis technology runs at the full chip level, without synthesizing to gates, allowing rapid analysis of multi-million gate designs.

"We were able to download Indigo and use it on designs in less than an hour," said Steve Presant, vice president of hardware engineering for C2 Microsystems. "Indigo has allowed us to create a low-risk and predictable development cycle that helps generate accurate RTL code, reducing time-consuming iterations."

Detection of Clock Synchronization Clock synchronization is a problem from computer science and engineering which deals with the idea that internal clocks of several computers may differ. Even when initially set accurately, real clocks will differ after some amount of time due to clock drift, caused by clocks  Errors and Races

Indigo analyzes multiple clock domain designs to ensure that data crossing domain boundaries is synchronized. Indigo recognizes double register, memory and custom synchronization schemes and highlights data that re-converges from independent synchronizers. Indigo quickly identifies race conditions, such as write-write, read-write, and combinational loop races, and automatically pin-points the lines of source code that cause them.

Enforcement of Design Methodologies

Indigo also includes traditional built-in rule checks that enforce existing design methodologies, including design reuse (RMM/SRS), design for testability (DFT DFT - discrete Fourier transform ), simulation, synthesis, and lint lint - A Unix C language processor which carries out more thorough checks on the code than is usual with C compilers.

Lint is named after the bits of fluff it supposedly picks from programs.
.

Availability and Pricing

Indigo is available now on Solaris, Linux, and Windows, and supports Verilog. VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction.  and SystemVerilog support will be available later in 2005. Pricing starts at $5,000 (U.S.) for a one-year, time based, single user license.

About Blue Pearl Software

Blue Pearl Software is a privately held electronic design automation (EDA) company focused on automating the process of RTL closure. The company is headquartered in Santa Clara, Calif. For more information and evaluation software, visit www.bluepearlsoftware.com.

Blue Pearl Software and the Blue Pearl logo are trademarks of Blue Pearl Software, Inc. All other names mentioned are trademarks, registered trademarks, or service marks of their respective companies.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Jan 24, 2005
Words:362
Previous Article:NeoPath Networks CEO to Speak at ILM Summit West 2005; Rajeev Chawla Named Panelist of ILM Standards Session.
Next Article:SCOLR Pharma, Inc. Prepares to Initiate Two Trials; FDA Permits U.S. Testing of 12-Hour Ibuprofen, Trial Scheduled for 12-Hour Pseudoephedrine.



Related Articles
Synopsys' Physical Compiler to Support IBM ASIC Design Flow.
MAGMA BLAST FUSION DELIVERS TWO FULL-CHIP DESIGNS FOR FUJITSU NETWORK COMMUNICATIONS.
Tera Systems Delivers Tool to Support LSI Logic Physical RTL Optimization - PRO - Flow.
Sony Chooses Tera Systems for Front-End Design Solution; RTL Hand-off Methodology to Accelerate RTL Optimization.
Magma Introduces Physical Synthesis Tool for Actel's ProASIC Plus FPGAs.
Blue Pearl Software to Automate the Process of RTL Closure for IC and Electronic System Design.
FPGA-on-board design: the secret lies in optimizing pin assignments with concurrent, bi-directional tool flows.
Blue Pearl Software Introduces Its Cobalt Timing Constraint Generation Software for Reducing Design Iterations and Risks in IC and IP Development.
Beach Solutions(R) and Blue Pearl Software Collaborate on Advancing HDL Auto-Generation Output Quality; Beach Solutions(R) and Blue Pearl Software...
Cray Adopts Atrenta's SpyGlass Platform for Next Generation ASIC Projects.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles