Printer Friendly
The Free Library
14,599,022 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Berkeley Design Automation Joins the Cadence Connections Program; PLL Noise Analysis Capability Integrated into Cadence's Virtuoso Analog Design Environment.


SANTA CLARA Santa Clara, city, Cuba
Santa Clara (sän`tä klä`rä), city (1994 est. pop. 217,000), capital of Villa Clara prov., central Cuba.
, Calif. -- Berkeley Design Automation Inc., a new analog/RF electronic design automation company, today announced its membership in the Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. Connections(R) program and the integration of its first product, PLL PLL - phase-locked loop  Noise Analyzer(TM), into the Cadence(R) Virtuoso(R) Analog Design Environment. Through its Connections program membership, Berkeley Design Automation is able to provide analog/RF IC designers with an integrated flow for noise analysis of high-performance analog/RF integrated circuits Integrated circuits

Miniature electronic circuits produced within and upon a single semiconductor crystal, usually silicon. Integrated circuits range in complexity from simple logic circuits and amplifiers, about 1/20 in. (1.
 within the Virtuoso Analog Design Environment.

"Berkeley Design Automation's stochastic circuit analysis enables fast and accurate noise analysis of complex analog/RF integrated circuits," said Dr. Ravi Subramanian, Berkeley Design Automation president and CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board. . "Membership in the Cadence Connections program ensures us a smooth production design flow for our mutual customers."

About Berkeley Design Automation

Berkeley Design Automation Inc. was founded in 2003 to address the verification challenges in the design of next-generation high-performance analog/RF integrated circuits (ICs). Berkeley Design Automation is a venture-backed, private company funded by Woodside Fund and Bessemer Venture Partners Bessemer Venture Partners is a private venture capital firm with offices in Silicon Valley, New York, Massachusetts, China, and India. It has backed such companies as Ciena, Flarion, Parametric Technologies, Skype, Staples, VeriSign and Veritas. . The company's technology characterizes the nonlinear, time-varying behavior of complex analog and RF circuits, providing extremely accurate predictions that dramatically reduce the need for silicon respins. The company's first product, PLL Noise Analyzer, the industry's first noise analysis tool for phase-locked loops Phase-locked loops

Electronic circuits for locking an oscillator in phase with an arbitrary input signal. A phase-locked loop (PLL) is used in two fundamentally different ways: (1) as a demodulator, where it is employed to follow (and demodulate) frequency or
 (PLLs), has already been adopted by semiconductor industry leaders. For more information, see www.berkeley-da.com.

About Cadence Connections Program

The Cadence Connections program promotes open interoperability in all areas of electronic design including digital, custom IC, analog/mixed-signal and PCB PCB: see polychlorinated biphenyl.
PCB
 in full polychlorinated biphenyl

Any of a class of highly stable organic compounds prepared by the reaction of chlorine with biphenyl, a two-ring compound.
 design. By attracting best-in-class partners, Cadence offers the industry's largest collection of third-party solutions operating fully with the Cadence suite of design tools. The Connections program has over 130 member companies working toward developing an optimized silicon design chain for customers. Information about the Connections program may be found at www.cadence.com/partners/connections/.

PLL Noise Analyzer and Stochastic Nonlinear Engine are trademarks of Berkeley Design Automation Inc.

Cadence, Connections and Virtuoso are registered trademarks of Cadence Design Systems, Inc.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Sep 8, 2005
Words:336
Previous Article:C.A.R. Reports California's Housing Affordability Index Fell Three Points to 16 Percent in July; Record Lows Recorded for Los Angeles, Riverside/San...
Next Article:A-American Self Storage Chairman Edmund C. Olson Contributes $100,000 to Hurricane Relief Efforts During Self Storage Hall of Fame Ceremonies.
Topics:



Related Articles
ADA Integrates Analog/Mixed-Signal Design Tools into Cadence Design Flow.
New Cadence Virtuoso Platform Delivers Fast, Silicon-Accurate Custom Design.
Cadence to Acquire Neolinear; Neolinear Technology to Accelerate Design Cycle and Enhance Silicon Yield.
PDF Solutions Integrates Process-Aware DFM Environment with Cadence New Global Physical Synthesis.
Enhanced Cadence Virtuoso Platform Delivers Broader Capabilities to Speed Custom IC Design.
Sandwork Design Offers Fast Analog, Mixed-Signal Waveform Support for Cadence Virtuoso Platform.
Concept Engineering Improves Transistor-level Debugging and Optimization for Chip Designers Using Cadence Virtuoso Schematic Editor Environment.
Cadence Enables SensorDynamics to Reduce Design Cycles and Speed Successful Tapeout; Cadence Virtuoso Custom IC Design Platform Delivers First-Pass...
Renesas Technology Gets up to 2X Design Productivity Increase With Cadence Virtuoso NeoCircuit; Over 30 Designs Completed Using Cadence Methodology.
Ansoft's Nexxim Included in Cadence Connections Program.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles