Printer Friendly
The Free Library
19,604,530 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Avery Design Systems Announces Support for PCI Express 1.1 and Switch Verification Solution.


ANDOVER, Mass. -- Avery Design Systems Inc., an innovator in functional verification Functional verification, in electronic design automation, is the task of verifying that the logic design conforms to specification. In everyday terms, functional verification attempts to answer the question "Does this proposed design do what is intended?" This is a complex task,  productivity solutions, today announced that the PCI-Xactor verification solution now supports the recently released PCI Express A high-speed peripheral interconnect from Intel introduced in 2002. Note that although sometimes abbreviated "PCX," PCI Express is not the same as "PCI-X" (see PCI-SIG and PCI-X for comparison). As a result of the confusion, "PCI-E" or "PCIe" is the accepted abbreviation.  1.1 standard. Avery also announced improvements to its PCI Express switch verification solution.

"Early adoption of PCI Express standards developments is an absolute for us to meet the needs of our IP vendor partners and our mutual customers," said Chilai Huang, president of Avery Design. PCI-Xactor with limited support for PCI Express 1.1 is available now and full support is planned for July 2005 release.

The PCI-Xactor switch verification solution has been improved with more advanced features to provide better flexibility to generate multiple switch configurations and verify more switch-specific specification and checklist requirements. "Avery has built up extensive experience in switch chip verification and now offers the premier commercial switch verification solution today," said Chris Browy, vice president of marketing of Avery Design. The latest release of PCI-Xactor now includes:

--Switch testbench generator supports N-port switch model generation and N-1 endpoint generation with different lane widths on each port

--Compliance testsuite verifying switch features including port and VC arbitration under normal and isochronous Time dependent. Real time voice, video and telemetry are examples of isochronous data.

(communications) isochronous - /i:-sok'rn-*s/ A form of multiplexing that guarantees to provide a certain minimum data rate, as required for time-dependent data such as video or audio.
 traffic, transaction ordering rules Ordering Rules

The order in which Roth IRA assets are distributed. Assets are distributed from a Roth IRA in the following order:
1. IRA participant contributions
2. Taxable conversions
3. Non-taxable conversions
4.
, interrupt collapsing, error message generation and forwarding, and switch port power management protocols

--BFM supports isochronous streaming of DMA (1) (Digital Media Adapter) See digital media hub.

(2) (Document Management Alliance) A specification that provides a common interface for accessing and searching document databases.
 read/write under traffic shaping Using methods to keep traffic flowing smoothly in a network. Although the term is often used synonymously with "traffic engineering," traffic shaping deals with managing the network moment to moment, whereas traffic engineering refers to the overall strategies employed in a network.  parameters

--SuperMonitor validates transaction completion, ordering, latency, and bandwidth measurement between multiple switch ports

--Automatic test adaptation which expands a test scenario to run on all downstream ports concurrently

About PCI-Xactor for PCI Express

The PCI-Xactor for PCI Express Verification Solution is a complete verification solution consisting of Bus Function Model (BFM BFM Berlin-Frankfurt-Münster (study group)
BFM Bus Functional Model
BFM British Furniture Manufacturers (UK)
BFM Bonded Fiber Matrix (soil stabilization for erosion control) 
), SuperMonitor, and test suites and verification frameworks for functional verification of PCI Express components. The PCI-Xactor allows design and verification engineers to quickly and extensively test the entire functionality of their PCI Express compliant devices. Verification frameworks form complete testbench environments for endpoint, switch, and bridge designs. Verification engineers just need to replace an Avery BFM with their design and begin running comprehensive verification tests. The PCI-Xactor environment leverages advanced verification techniques of Avery's TestWizard product supporting complex data structures, transaction database, random generation, temporal property checking, and coverage analysis.

Key Features

--Verilog source code format for BFMs and testcases

--Complete set of fully functional BFMs and testbenches for every PCI Express component: Endpoint, Root Complex, Switch, and PCI/PCI-X to PCI Express Bridge

--Support for serial, 10-bit symbol, and PIPE interfaces.

--Robust BFM API automates sending TLPs/DLLPs and controlling automatic BFM device response behaviors and link and device state transitions

--Supports transaction-oriented request-completion and error injection sequences based on address and command type attributes

--Inject errors and noise at all layers

--Root Complex provides BIOS enumeration 1. (mathematics) enumeration - A bijection with the natural numbers; a counted set.

Compare well-ordered.
2. (programming) enumeration - enumerated type.
 functions to validate OS and PCI (1) (Payment Card Industry) See PCI DSS.

(2) (Peripheral Component Interconnect) The most widely used I/O bus (peripheral bus).
2.3 compatibility

--Test suites include the PCI-SIG-based compliance tests in addition to Avery-based endpoint, root complex, and switch testsuites that target high compliance coverage from their corresponding checklists

--Test are self-checking, portable, and reusable on most types of designs

--SuperMonitor verifies transaction ordering in N-port switch and bridge designs

--Native programming interfaces for Vera, Specman, SystemVerilog, SystemC, VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction. , C/C C/C Center to Center
C/C Combustion Chamber
C/C Command/Control
C/C Crew Chief
C/C cabin cruiser (US DoD)
C/C chief complaint (medical)
C/C Channel-to-Channel
C/C Communication and Collaboration
++

About Avery Design Systems

Avery Design Systems Inc. is a supplier of functional verification products and service that enables dramatic productivity improvements of the ASIC-based systems and SOC verification process. Additional information about Avery Design Systems is available at http://www.avery-design.com.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Jun 10, 2005
Words:560
Previous Article:Diversified Products Inspections, Inc. will be an Exhibitor at the Tennessee Insurance Agents Convention & Trade Show in Memphis.
Next Article:CORE Announces Laura Bush Visits Chipman Middle School, Alameda California, for Reading Achievement.



Related Articles
Unisys selects Denali for PCI Express interface development.
GDA technologies selected by QLogic for PCI express cores.
Avery Design and GDA Technologies Expand Partnership to Advanced Switching.
Denali's PureSpec used by Agere for PCI Express interface verification.
Tallika Selects Avery Design to Develop PCI Express Design IP Solution.
ATI selects Cadence incisive palladium system for verification of complex multimedia SOCS.
Avery Design and ASIC Architect Team to Deliver PCI Express IP Solution.
PCI Express switching and Remote I/O in the data center.
Avery Design Delivers PCI Express Gen2 Verification IP and Compliance Test Suite.
Avery Design Systems Announces Support for PCI Express IO Virtualization and AMBA AXI.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles