Printer Friendly
The Free Library
14,670,786 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Averant Announces AMBA 3 AXI Protocol Checker.


ALAMEDA, Calif. -- Averant Inc., a leading provider of advanced design verification technology for RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences;  designers, today announced the release of the SolidPC(TM) protocol checker for ARM's AMBA AMBA Area Metropolitana de Buenos Aires (Spanish)
AMBA Advanced Microcontroller Bus Architecture
AMBA American Mold Builders Association
AMBA American Mustang and Burro Association
AMBA Association of Master of Business Administration
(TM) 3 AXI AXI Automated X-Ray Inspection (electronics)
AXI Association Xpertise Inc (Calgary, AB, Canada)
AXI Ada to X-Window System Interface
(TM) bus protocol.

Jointly developed with ARM, SolidPC for AXI verifies that a design strictly adheres to the AMBA AXI specification. Built upon Averant's formal engine, the tool employs a pre-defined set of AMBA technology rules to verify compliance using formal and exhaustive proofs. SolidPC offers a simple, push-button (electronics) push-button - A roughly fingertip-sized plastic cover attached to a spring-loaded, normally-open switch, which, when pressed, closes the switch. Typical examples are the keys on a computer or calculator keyboard and mouse buttons.  interface, allowing users to verify their designs comply with the protocol without the need for testbenches or programming of any kind.

"Formal methods offer an innovative new approach for the verification of AMBA bus protocols, as the static nature means that verification is much faster than simulation, and corner cases are more readily exposed," said Tim Mace, AMBA product manager, ARM. "The definition of correct AMBA technology behavior, through the development of AMBA protocol rule sets, has done much to enhance the value of AMBA technology within the industry. By integrating our AMBA protocol rule sets into the SolidPC for AXI and AHB AHB Advanced High-performance Bus
AHB Assault Helicopter Battalion
AHB Air Historical Branch
AHB Attack Helicopter Battalion
AHB Automatic Half Barriers
AHB Aussie Home Brewers
AHB Active Hyper Bass
 tools, developers will now have a suite of high-performance verification tools that can rigorously check designs against the AMBA protocol rules."

Dr. Adrian Isles, the principle architect of Averant adds, "We partnered with ARM in the area of AMBA protocol verification because we believe ARM's creation and endorsement of the property sets, coupled with the ease of use, execution speed and exhaustive nature of SolidPC for AXI will make this a powerful and compelling product."

SolidPC for AXI joins SolidPC for AHB to provide a complete solution for verifying designs against AMBA protocols. The tool is used internally at ARM to ensure that ARM IP adheres to the AMBA bus protocol rules. ARM licenses the AXI protocol rules to Averant who provides worldwide sales and support for SolidPC.

Pricing and Availability

SolidPC for AXI will be available mid June 2005 on Windows, Linux, and Sun Solaris platforms. The software is priced at $40,000 for a one-year license in the US market.

About Averant

Averant Inc., founded in 1997, is a privately held EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  company pioneering the new methodology and technologies for static functional verification. Averant provides Solidify(TM), a design tool that delivers unprecedented performance in block-level verification for RTL designs. It is a high-capacity, static RTL analysis tool that verifies the functional behavior of Verilog or VHDL (VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction.  blocks without using simulators or test vectors. Solidify improves design quality, reduces risk and uncertainty, shortens design cycles, and reduces the need for simulation based verification. Averant's products are easily incorporated into synthesis, IP reuse, and FPGA (Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market.  design flows. More information on Averant is available at http://www.averant.com.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Jun 2, 2005
Words:452
Previous Article:Expansion into Sacramento Continues as Tri Counties Bank Starts Construction on Arden Fair ``Hub''.
Next Article:Zix Corporation to Sponsor and Exhibit at Gartner IT Security Summit 2005.



Related Articles
Easy travel booking: AmEx and Microsoft team up on a new corporate travel service. (includes a resource guide for business travel)(Executive Travel...
Choosing an Automated Inspection Strategy -- AOI and AXI are viable and often complementary inspection technologies to use in PCB assembly.(printed...
The Economics of AOI and AXI for EMS Providers -- The intelligent use of AOI and AXI in the PCB assembly process can be valuable in increasing...
Averant Works with ARM to Develop Static AMBA Property Verification Capability.
Selecting the optimal test strategy: how to find the right balance among all the choices--ICT, AOI and AXI.(Test/Inspection)
Reducing BGA defects with AXI inspection: this study established the ideal sensitivity setting for catching BGA voids.(Process Improvement)
Evaluating ROI of AXI vs. AOI: a model for calculating savings from reduced DPMO against equipment investment costs.(Test and Inspection)
Avery Design Systems Announces Support for PCI Express IO Virtualization and AMBA AXI.
In case you missed it.(Technical Abstracts)

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles