Printer Friendly
The Free Library
19,604,538 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Atrenta Hosts Lunch Seminar on Clock Synchronization Strategies.


Free Lunch Seminar "Catching Clock Domain Crossing A clock domain crossing (CDC), or simply clock crossing, is when a signal crosses from one clock domain into another. If a signal does not assert long enough and is not registered, it may appear asynchronous on the incoming clock boundary.  (CDC See Control Data, century date change and Back Orifice.

CDC - Control Data Corporation
) Bugs" to be held in Santa Clara Santa Clara, city, Cuba
Santa Clara (sän`tä klä`rä), city (1994 est. pop. 217,000), capital of Villa Clara prov., central Cuba.
 

SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. -- Atrenta Inc., the leading provider of Early Design Closure([R]) solutions to radically improve design efficiency throughout the IC design flow, will host a free lunch seminar entitled "Catching CDC Bugs" on Friday, October 17 beginning 11:30a.m. Experts from Atrenta will present in-depth information on how to address the challenges faced by chip designers to integrate multiple blocks in a system on chip (SoC) design. The session will also delve into issues surrounding management of multiple asynchronous Refers to events that are not synchronized, or coordinated, in time. The following are considered asynchronous operations. The interval between transmitting A and B is not the same as between B and C. The ability to initiate a transmission at either end.  clock domains and verification of complex synchronization (1) See synchronous and synchronous transmission.

(2) Ensuring that two sets of data are always the same. See data synchronization.

(3) Keeping time-of-day clocks in two devices set to the same time. See NTP.
 techniques.

The seminar will be held at Network Meeting Center at Techmart, Santa Clara, CA. Detailed information and online registration is available at http://www.atrenta.com/seminar/. Interested parties may also register by sending an e-mail to Gus Vogel at gusv@atrenta.com.

Dr. Shaker Sarwary, technology director at Atrenta and Mr. Kiran Vittal, product marketing director for clocks & test products, will present in-depth information and real design case studies detailing several CDC bugs and how to find them early (at RTL (Register Transfer Level) A high-level hardware description language (HDL) for defining digital circuits. The circuits are described as a collection of registers, Boolean equations, control logic such as "if-then-else" statements as well as complex event sequences; ) to ensure that clock synchronizations are correct. The topics to be covered include Early Design Closure concepts, CDC challenges, meta-stability and system behavior, data hold and reconvergence, real case studies and an overview of the SpyGlass[R]-CDC solution.

Early Design Closure solutions from Atrenta allow design capture, verification, optimization and exploration early in the design flow at the register transfer language Register Transfer Language - (RTL) 1. A kind of hardware description language (HDL) used in describing the registers of a computer or digital electronic system, and the way in which data is transferred between them.

2.
 (RTL) stage, when it's faster and easier to correct problems and explore alternatives. This approach facilitates propagation of design efficiencies to detailed, back-end implementation, with minimized schedule risk.

About Atrenta

Atrenta is the leading provider of Early Design Closure([R]) solutions to radically improve design efficiency throughout the IC design flow. Customers benefit from Atrenta tools and methodologies to capture design intent, explore implementation alternatives, validate RTL and optimize designs early, before expensive and time-consuming detailed implementation. With over 140 customers, including the world's top 10 semiconductor companies, Atrenta provides the most comprehensive solution in the industry for Early Design Closure. For more information, visit www.atrenta.com. Atrenta, Right from the Start!

Atrenta, the Atrenta logo, SpyGlass, 1Team, and Early Design Closure are registered trademarks of Atrenta Inc. All others are the property of their respective holders.

This press release contains forward-looking statements. Atrenta disclaims any obligation and does not undertake to update or revise the forward-looking statements in this press release.
COPYRIGHT 2008 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2008 Gale, Cengage Learning. All rights reserved.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Oct 6, 2008
Words:412
Previous Article:BAE Systems Introduces New Optics Technology for Commercial Head-Up Displays.
Next Article:New Study Finds That Clean-Energy Industry Can Power Northwest Economy, Job Creation, and Carbon Reduction.
Topics:



Related Articles
AMD selects Atrenta's SpyGlass to predict downstream design issues early in the design cycle.
Timing is everything? Checking computer times not bad idea under new guidance. (Electronic records).
Spooky timing: quantum-linked photons coordinate clock ticks.
The Arkansas Farm Bureau and the Arkansas State Chamber of Commerce will host a "How to Win an Election" campaign seminar Nov. 15-16 at the Little...
MatrixOne to Host PLM Live Web Seminar Tomorrow In Europe to Discuss Synchronous Product Development for High Tech Companies.
RAD HELPS MOBILE OPERATORS AND BROADCASTERS CLOCK ONTO IP.
Nokia Siemens Networks Syncs Up with Symmetricom on Mobile Backhaul.
PLX Technology Embraces SpyGlass(R)-CDC for RTL Sign-off.
The Employee Time Clock

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles