Printer Friendly
The Free Library
14,635,740 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Atmel Creates First Single-Chip DVD/CD SoC Using Cadence Encounter Test; New Encounter Test Architect Delivers Fast Time to Market and Excellent Test Coverage for Advanced Semiconductor Industry Leader.


SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. -- Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (Nasdaq:CDNS CDNS Cadence Design Systems, Inc (stock symbol)
CDNS Climatological Data National Summary
CDNS Command Data Network System
CDNS Customer and Data Network Services (Sprint) 
) today announced that its new Cadence(R) Encounter(R) Test Architect technology has helped Atmel Corp. successfully tape out Atmel's first single-chip DVD/CD system-on-chip (SoC). With Encounter Test, Atmel's geographically distributed design team was able to fast track its project. This helped Atmel complete test insertion and automatic test pattern generation ATPG (acronym for both Automatic Test Pattern Generation and Automatic Test Pattern Generator) is an electronic design automation method/technology used to find an input (or test) sequence that, when applied to a digital  (ATPG ATPG Automatic Test Pattern Generation
ATPG Automatic Test Program Generator
) on time to achieve high-quality, first-pass manufacturing success.

Atmel's recently announced AT78C4050 is a SoC focused on driving down cost and complexity for next-generation, high-performance optical disc-drive designs. With this product, designers can, for the first time, use a single-chip controller that provides all analog and digital functions for red and blue laser DVD DVD: see digital versatile disc.
DVD
 in full digital video disc or digital versatile disc

Type of optical disc. The DVD represents the second generation of compact-disc (CD) technology.
 and CD from servo system to ATAPI (AT Attachment Packet Interface) The specification for ATA (IDE) tape drives and CD-ROMs. See IDE.

ATAPI - AT Attachment Packet Interface
 interface. Its integrated partial response, maximum likelihood (PRML (Partial Response Maximum Likelihood) A technique used to differentiate a valid signal from noise by measuring the rate of change at various intervals of the rising waveform. ) read channel technology provides higher speed, higher density and improved performance over any currently available products.

"We used a globally distributed design team for this complex, first-in-class product," said Mehdi Bathaee, Atmel's Network Storage Business Unit general manager. "Inserting the test and generating patterns in time for tapeout was key to our project's success. With Encounter Test, and the Cadence team's support, we achieved our time-to-tapeout and exceeded test coverage objectives."

"Atmel's experience is an example of how Encounter Test Architect's unique compiler-based methodology inserts all required test structures with its automatic test infrastructure compilation and verification methodology -- all from a single specification," said Sanjiv Taneja, vice president of R&D for Encounter Test at Cadence. "We are proud to have contributed to Atmel's significant achievement with this design."

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2004 revenues of approximately $1.2 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, the Cadence logo and Encounter are registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:Nov 7, 2005
Words:390
Previous Article:Kawasaki Micro Maximizes Delay Test Coverage with Latest Cadence Technology; Encounter True-Time Now Delivers Faster-Than-at-Speed Delay Test for...
Next Article:Cadence Validates Test and Diagnostic Flow with Agilent; Encounter Test Successfully Validates Compatibility with Agilent 93000 SOC Series to Address...
Topics:



Related Articles
Cadence Introduces Single-Architecture Encounter System for Nanometer Design.
Cadence Supports TSMC Reference Flow 6.0 to Accelerate 65-Nanometer Design.
Sunplus Shrinks DVD Chip Size, Design Time and Cost with Cadence Encounter RTL Compiler; Patented Cadence Synthesis Technology Enables Smaller Die...
HiSilicon Technologies Collaborates With Cadence and SMIC to Produce Communications Device; Encounter Digital IC Design Platform Delivers First-Pass...
Magnum Semiconductor Becomes 100th Customer for Cadence Encounter RTL Compiler; Cadence Global Synthesis Improves Digital VideoIC Manufacturer's...
ITRI Tapes out Low-Power DVFS Test Chip With Cadence Encounter Synthesis and Implementation; Encounter Low-Power Design Methodology Helps Slash Power...
Cadence Validates Test and Diagnostic Flow with Agilent; Encounter Test Successfully Validates Compatibility with Agilent 93000 SOC Series to Address...
P.A. Semi Develops 65nm, Multicore Processor Family Using Cadence Synthesis and Implementation; Encounter Digital IC Design Platform Supports Rapid...
Teradyne and Cadence Address Improved Test and Diagnostic Flow for Nanometer Devices.
Advantest, Cadence to Collaborate on Zero-Defect Testing Requirements for Automotive Electronics.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles