Printer Friendly
The Free Library
21,419,933 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Aspex Semiconductor Uses Cadence Encounter Platform to Implement 130nm Linedancer Processor.

Business Editors/High-Tech Writers

SAN JOSE San Jose, city, United States
San Jose (sănəzā`, săn hōzā`), city (1990 pop. 782,248), seat of Santa Clara co., W central Calif.; founded 1777, inc. 1850.
, Calif. & BRACKNELL, United Kingdom--(BUSINESS WIRE)--May 18, 2004

Signal Integrity, Timing Closure Achieved Easily, Enabling Aspex

to Meet Ambitious Time-to-Market Goals

Cadence Design Systems (company) Cadence Design Systems - A company that sells electronic design automation software and services.

http://cadence.com/.

See also Verilog.
, Inc. (NYSE NYSE

See: New York Stock Exchange
:CDN (Content Delivery Network) A system of distributed content on a large intranet or the public Internet in which copies of content are replicated and cached throughout the network. ) today announced that Aspex Semiconductor, a fabless semiconductor company A fabless semiconductor company specializes in the design and sale of hardware devices implemented on semiconductor chips. It achieves an advantage by outsourcing the fabrication of the devices to a specialized semiconductor manufacturer called a semiconductor foundry or "fab.  delivering ultra high performance, software programmable processors, has successfully taped out Refers to the completion of the design of a chip. The next stage is to put it into production. The term comes from the early days when designs were transferred to the fabricator via magnetic tape.  its Linedancer(TM) processor using 130nm technology at 300MHz (MegaHertZ) One million cycles per second. It is used to measure the transmission speed of electronic devices, including channels, buses and the computer's internal clock. A one-megahertz clock (1 MHz) means some number of bits (16, 32, 64, etc.  using the Cadence(R) Encounter(TM) digital IC design platform. Responding to the demand of customers serving such markets as communications, Web services and imaging markets, Aspex redesigned the device at 130nm, incorporated new features and reduced the die size and power consumption. The Encounter platform enabled Aspex to reach its market window and meet all design and performance goals.

Signal integrity was a key design challenge for Aspex at 130nm. Using the Encounter platform's CeltIC(TM) signal integrity technology, elimination of cross talk and reduction of design iterations were realized within three weeks. Timing closure was successfully achieved at 300MHz with First Encounter(R) silicon virtual prototyping. The best-of-breed technology behind the Encounter platform demonstrates again that the platform provides an integrated and fast route to higher-quality silicon through wire-centric design.

"We were thrilled with the whole Encounter design flow from Cadence," said Dr. Ian Jalowiecki, vice president of engineering at Aspex Semiconductor. "Resolving signal integrity and timing closure issues at 130nm painlessly, we were able to meet our design goals within a very aggressive market window."

"Last August we announced that Aspex selected the Encounter platform in order to obtain solutions and support for their next stage of growth," said Guillaume d'Eyssautier, senior vice president and general manager EMEA (Europe, Middle East, Africa) Refers to that region of the world. For example, one might see products packaged differently for the UK, EMEA and Asia Pacific markets.  at Cadence Design Systems, Inc. "We are very pleased today that the Encounter platform has enabled Aspex to move rapidly to smaller geometries and tape out successfully in 130nm."

About Cadence

Cadence is the largest supplier of electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics based products. With approximately 4,800 employees and 2003 revenues of approximately $1.1 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange New York Stock Exchange (NYSE)

World's largest marketplace for securities. The exchange began as an informal meeting of 24 men in 1792 on what is now Wall Street in New York City.
 under the symbol CDN. More information about the company, its products and services is available at www.cadence.com.

Cadence, the Cadence logo and First Encounter are registered trademarks and Encounter and CeltIC are trademarks of Cadence Design Systems, Inc. in the U.S. and other countries. All other marks are properties of their respective holders.
COPYRIGHT 2004 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2004, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Geographic Code:1USA
Date:May 18, 2004
Words:444
Previous Article:Allstate Launches ``Asi Piensa Allstate'' Hispanic Advertising Series Featuring Actor Esai Morales.
Next Article:Large-Scale Nationwide Study of Hepatitis C Treatment Patterns Finds Nearly 30% of Treatment Candidates Not Receiving Therapy.
Topics:



Related Articles
Cadence First Encounter Selected to Enable Nanometer SoC Design in Infineon's Inway Design Environment.
Cadence Enables Aspex Technology to Meet Market Demands for Ultra-High-Performance Processors.
Cadence Marks 100th NanoRoute Tapeout, Growing Industry Acceptance of Encounter Platform; Customers Cite Speed and Signal Integrity Advantages.
Cadence Instrumental in Helping Motorola Tape out Its First Reconfigurable Compute Fabric Device.
Cypress Semiconductor Corp. Adopts Cadence Fire & Ice QXC for 130 and 90 Nanometer Flows; In-Die Process Variations Captured by New Generation 3-D...
Cadence to support 64-bit Linux computing platforms based on AMD64 processors.
Cadence Announces Agilent Technologies' Successful Implementation of a 90nm Digital Signal Processor Using the Cadence Encounter Digital IC Platform.
Procket Networks Standardizes on Cadence Encounter RTL Compiler for Its Synthesis Tool of Choice.
Toshiba Implements 8-Million-Gate Networking Switch Using Cadence Encounter Digital IC Design Platform.
DALSA Selects Aspex Semiconductor to Power Next-Generation Origin(R) 4K Workflow.

Terms of use | Copyright © 2013 Farlex, Inc. | Feedback | For webmasters | Submit articles