Printer Friendly
The Free Library
5,666,863 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Apsim Announces Full Chip Power Simulator.


Business Editors/High-Tech Writers

SAN JOSE, Calif.--(BUSINESS WIRE)--Sept. 30, 2003

Applied Simulation Technology

Apsim Power Integrity (ApsimPI), is a powerful new simulator designed to simulate the impedance of power and ground grids in the frequency domain or signal/power/ground waveforms in the time domain considering the full chip power and ground grids. With speeds on chip well into the Giga Hertz range it is no longer accurate to model the voltage fluctuation on the power system using only the resistive elements. At Giga Hertz speeds it becomes necessary to consider the full LCR See least cost routing.  (inductance, capacitance, resistance) effects over a broad frequency range. ApsimPI extracts the LCR models of the power and ground nets from the LSI LSI: see integrated circuit.


(Large Scale Integration) Between 3,000 and 100,000 transistors on a chip. See SSI, MSI, VLSI and ULSI.
 CAD data (LEF/DEF) considering the slow mode effect of the silicon substrate with resistivity and dielectric constant over frequency. Since the resulting LCR matrices are huge, new algorithms using a special solver were developed. This dramatically reduces the computation time and removes the limitation of the circuit size for extracting the Nport compressed parameters. The extracted Nport parameters can then be converted into concise SPICE readable models to simulate the broadband effects in the time and frequency domains. The signal transmission lines considering the silicon substrate effect can be added before or after compressing the power and ground model. The nonlinear transistor or behavioral models can be connected to the device ports of the whole model. In order to analyze waveforms in the time domain, a new coupled transmission line model and Nport frequency table model have been developed.

Applications to the program include predicting power/ground voltage fluctuation and peak currents in the time domain. Impedance between power and ground is computed for the frequency domain considering on-chip decoupling capacitors and substrate effects. Noise on the substrate can couple into sensitive areas of the IC causing timing and functional problems. ApsimPI can detect such issues and help in the analysis for corrective actions. Extensions to the program can be added to model signal nets in the presence of the power system for Signal Integrity, crosstalk and SSO See single sign-on and CSO.

SSO - single sign-on
 noise analysis.

ApsimPI comes with an interface to the LEF/DEF data. A GDSII GDSII Graphic Design System II  interface will be released soon. These interfaces output Apsim's standard data format AAIF AAIF Arab American Institute Foundation
AAIF American Association of Interchurch Families
AAIF American Academics for Israel's Future
AAIF Architecture Advocacy International Foundation, Inc.
, which is common to other Apsim tools used to analyze PCB PCB: see polychlorinated biphenyl.
PCB
 in full polychlorinated biphenyl

Any of a class of highly stable organic compounds prepared by the reaction of chlorine with biphenyl, a two-ring compound.
 and IC packaging for SI, PI and EMC (1) (EMC Corporation, Hopkinton, MA, www.emc.com) The leading supplier of storage products for midrange computers and mainframes. Founded in 1979 by Richard J. Egan and Roger Marino, EMC has developed advanced storage and retrieval technologies for the world's largest companies.  considerations.

The product is available on both UNIX UNIX

Operating system for digital computers, developed by Ken Thompson of Bell Laboratories in 1969. It was initially designed for a single user (the name was a pun on the earlier operating system Multics).
 and Windows operating systems.
COPYRIGHT 2003 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2003, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Sep 30, 2003
Words:406
Previous Article:Interphase Corporation Schedules Third Quarter Conference Call.
Next Article:InstaPay Systems Announces Finalization of European Patent.



Related Articles
Nassda Adds Timing Verification and Power Analysis to Its Full-Chip Hierarchical Circuit Simulator HSIM.
Nassda's HSIM Adopted by Virtual Silicon for Memory IP Development; Low Leakage, Low Power Verification Key to Memory IP Design.
Synopsys Announces NanoSim Integration With the Cadence Analog Design Environment; NanoSim Boosts Analog Design and Verification Productivity.
Cohesion Teams with Dolphin to Offer A Complete Design, Debug and Simulation Flow For Mixed Signal/HDL Development.
Applied Simulation Technology Announces Protel to Apsim Interface.
Atmel Adopts Cadence Virtuoso UltraSim FastSPICE Simulator for Verifying Complex Mixed-Signal Designs.
U-Chip Partners With Ansoft for High-Performance, Low-Power IC Design; Nexxim Circuit Simulator Enables Successful Tapeout of Multi-Million Gate...
Nascentric Delivering Next-Gen Fast-Spice Simulation; Nascim Outperforms Traditional Fast-SPICE Solutions.
Cadence Virtuoso Speeds Design and Verification of Sirific's 3.5G Cellular Transceivers; UltraSim Cuts Verification Time From Weeks to Hours.
Legend Releases Turbo-MSIM Fast-SPICE Simulator for Verification, Analysis and Characterization in SoC Design.

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles