Printer Friendly
The Free Library
19,595,263 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Apache and NEC Electronics Collaborate to Address the System-in-Package (SiP) Power Integrity Challenge.


MOUNTAIN VIEW, Calif. -- Apache Apache (əpăch`ē), Native North Americans of the Southwest composed of six culturally related groups. They speak a language that has various dialects and belongs to the Athabascan branch of the Nadene linguistic stock (see Native American  Design Solutions, the technology leader in full-chip dynamic power and noise solutions for system-on-chip (SoC) designs, and NEC (NEC Corporation, Tokyo, www.nec.com, www.necus.com) An electronics conglomerate known in the U.S. for its monitors. In Japan, it had the lion's share of the PC market until the late 1990s (see PC 98).

NEC was founded in Tokyo in 1899 as Nippon Electric Company, Ltd.
 Electronics, a leading semiconductor solutions provider, today announced that they have collaborated to address the power integrity challenges associated with system-in-package (SiP) designs. As part of the partnership, Apache and NEC Electronics have developed a methodology based on Apache's SoC power solutions and NEC Electronics' expertise on SiP design and technology.

As designs move beyond 90nm, understanding the impact of dynamic power noise on system behavior becomes a key requirement, especially for SiP designs where multiple integrated circuits Integrated circuits

Miniature electronic circuits produced within and upon a single semiconductor crystal, usually silicon. Integrated circuits range in complexity from simple logic circuits and amplifiers, about 1/20 in. (1.
 (ICs) are placed in a single package sharing a common substrate. Through an accurate representation of the IC's power network and switching noise, SiP designers are able to gain a more accurate view of the systems' power delivery, thus allowing them to optimize their IC-Package-PCB designs. Apache's proven full-chip dynamic analysis technology provides an accurate and compact IC power model that can be used by the system designers to test and optimize SiP from early-stage design to sign-off verification.

"Identifying power related issues found in the high-end SiP after silicon tapeout is both technically challenging and very expensive," said Akira Denda of Department Manager, Full Custom ASIC A redundant reference to an ASIC chip. ASICs are already customized for a specific use. See ASIC.  Division, 1st Systems Operations Unit, NEC Electronics. "We selected Apache as our partner in addressing the power issues early in the design phase, as they are the market leader in dynamic power solutions and have a solid understanding of power noise related issues."

"NEC Electronics' experience in design and productization of SiP for various applications provided us with a good understanding of SiP design and analysis requirements," said Andrew Yang, CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board.  of Apache. "We are pleased to partner with NEC Electronics in jointly developing new solutions to address the power integrity challenge for package and system engineers."

About Apache Design Solutions

Apache is an EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  software supplier of innovative next-generation silicon integrity platforms for low-power, high-performance system-on-a-chip (SoC) designs. By considering all sources of noise that impacts the design--such as power, signal, package / system IO, substrate, and temperature--Apache's silicon signoff platform enables designers of leading networking, wireless, communication, consumer, and semiconductor companies to detect, fix, and prevent design weaknesses that can result in reduced yield or failed silicon. Apache's vendor-neutral platform enables designers to adopt any industry-standard physical design flow and is certified See certification.  by TSMC's 5.0, 6.0, and 7.0 Reference Flow (NYSE NYSE

See: New York Stock Exchange
: TSM TSM Tivoli Storage Manager
TSM Transportation System Management
TSM Taiwan Semiconductor Manufacturing (stock symbol)
TSM Taiwan Semiconductor Manufacturing Co. Ltd.
).

Apache has direct sales and support offices worldwide with over 40 customers, including 7 of the top 10 semiconductor companies. For more information, visit www.apache-da.com.

Apache Design Solutions, NSPICE, RedHawk, PsiWinder, Sahara, and Vectorless Dynamic are trademarks of Apache Design Solutions, Inc.
COPYRIGHT 2006 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2006, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Oct 3, 2006
Words:447
Previous Article:AECOM, Maunsell Merge with Cansult.
Next Article:Pier 1 Imports, Inc. Clarifies Quotes Attributable to Chairman and CEO Marvin J. Girouard.
Topics:



Related Articles
F5 NETWORKS DELIVERS FIRST TRAFFIC MANAGEMENT SOLUTION FOR SIP.
Is SiP haunted by the MCM ghost? Thanks to cellphones, stacked-die packages are ringing up gains.
Toshiba and NEC Electronics to Collaborate on 45-nanometer System LSI Process Technologies, Begin Dialogue on Comprehensive Alliance with Focus on...
Modeling and simulation at system level: technology goes forward, but modeling and simulation--from design through manufacture--face many bottlenecks.
Optimal Corporation Welcomes Jamie Metcalfe as Vice President of Business Development; Accomplished EDA Professional to Drive System-in-Package (SiP)...
Optimal taps another cadence executive.
Optimal Introduces New System-in-Package (SiP) Analysis Technologies for Signal, Power and Thermal Integrity; Supports and Complements Cadence's...
NEC Electronics and NEC Unveil Innovative System-in-Package TechnologySingle-Package 3-D SiP Technology Enables High-Speed and High-Resolution for...
Optimal Corporation Expands System-in-Package Analysis With Chip-Package-PCB Co-Design Capabilities.
Analyze Major CSP, BGA, SiP Assemblers and Substrate Manufacturers.

Terms of use | Copyright © 2012 Farlex, Inc. | Feedback | For webmasters | Submit articles