Apache Design Solutions to Present Technical Webinar on Full-Chip Clock Jitter Analysis for Timing Sign-Off.

MOUNTAIN VIEW, Calif. -- Apache Apache (əpăch`ē), Native North Americans of the Southwest composed of six culturally related groups. They speak a language that has various dialects and belongs to the Athabascan branch of the Nadene linguistic stock (see Native American Design Solutions, the technology leader in power sign-off and complete silicon integrity platform solutions for system-on-chip (SoC) designs, today announced that the company will present a free online technical webinar titled "How to Manage Clock Jitter A flicker or fluctuation in a transmission signal or display image. The term is used in several ways, but it always refers to some offset of time and space from the norm. For example, in a network transmission, jitter would be a bit arriving either ahead or behind a standard clock cycle Noise for Accurate Timing Sign-Off". The webinar will feature PsiWinder, the industry's only solution to deliver silicon correlated cor·re·late
v. cor·re·lat·ed, cor·re·lat·ing, cor·re·lates

v.tr.
1. To put or bring into causal, complementary, parallel, or reciprocal relation.

2. results for SoC jitter analysis.

The live webinar will be broadcast via TechOnLine:

* Tuesday, February 13, 2007

* 10:00 a.m. PST PST Paroxysmal supraventricular tachycardia, see there , 1:00 p.m. EST P.M. also p.m. or p.m.
abbr.
post meridiem

Usage Note: By definition, 12 a.m.

* Register at http://seminar2.techonline.com/s/apache_feb1307

Jitter on the clock network is one of the key contributors to noise induced timing failures and designers are exploring ways to accurately analyze the timing impact of clock jitter at the full-chip level. Apache Design Solutions will present how Apache's silicon integrity platform with PsiWinder full-chip clock jitter solution and RedHawk power sign-off tool provide Spice-accurate analysis and optimization of the clock network. Apache will also elaborate on the different causes of clock jitter and the need for analyzing both signal and power supply noise together efficiently.

COPYRIGHT 2007 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.

Reader Opinion

Article Details
Printer friendly Cite/link Email Feedback
Publication:	Business Wire
Date:	Feb 1, 2007
Words:	182
Previous Article:	Guitar Center Selects Quantum Retail's 'Q' to Optimize Inventory Fulfillment in Their Next Stage of Growth.
Next Article:	Jacada to Announce Fourth-Quarter Financial Results on February 12, 2007.(Financial report)

Related Articles
Teradiant takes SI in stride with sequence's Cooltime.(... has selected Sequence Design's CoolTime for signal-integrity signoff)
Benchmark media systems DAC 1.(digital to analog converters)
Apache Design Solutions and Azuro Present Technical Webinar on Low Power Design and Analysis; On-line Webinar to Focus on Power Reduction and Leakage...
Timing analysis principles for digital PCBs, Part 2: a look at common-clock bus timing concepts.(INTERCONNECT STRATEGIES)
Apache Closes a Record Fourth Quarter with Continued Profitability.
LG Adopts Apache's PsiWinder for Full-Chip Clock Jitter and Critical Path Timing Sign-off.
Apache Design Solutions to Present Power and Noise Solutions for 90/65/45nm SoC Designs at 2007 DATE Conference.
Apache Design Solutions Starts Off Strong in 2007 with Record Sales.(Financial report)
Apache Design Solutions to Present Technical Webinar on Power Analysis Using RedHawk from Early Design to Signoff.
Apache Design Solutions to Hold In-Suite Technical Tutorials on Dynamic Power Analysis and Full-chip Clock Jitter Analysis at DAC.