Printer Friendly
The Free Library
14,588,244 articles and books
Member login
User name  
Password 
 
Join us Forgot password?

Apache's Complete Dynamic Power Integrity and Timing Sign-Off Solutions Demonstrated at 42nd DAC, Booth #409.


MOUNTAIN VIEW, Calif. -- Apache Apache (əpăch`ē), Native North Americans of the Southwest composed of six culturally related groups. They speak a language that has various dialects and belongs to the Athabascan branch of the Nadene linguistic stock (see Native American  Design Solutions will showcase a complete suite of physical power integrity solutions for SoC dynamic power, advanced low power design, package/IC co-design, and Spice-accurate timing sign-off at the 42nd Design Automation Conference (DAC See D/A converter and discretionary access control.

DAC - Digital to Analog Converter
), June 13-17 in Anaheim, California “Anaheim” redirects here. For Annaheim, see Annaheim, Saskatchewan.

Anaheim is a city in Orange County, California, located 28 miles southeast of Los Angeles.
. Highlights of the conference include a video showcasing a number of Apache's customers, presentation and demonstration of Apache's latest products and technologies, and participation in several panel discussions.

Demonstration of Products and Technologies: Booth #409

--RedHawk-EV, the industry's only silicon proven full-chip vectorless dynamic power integrity solution including hierarchical spatial and temporal memory / IP modeling and automatic noise repair and optimization capabilities.

--PowerGate technology, included in TSMC TSMC Taiwan Semiconductor Manufacturing Company, Ltd
TSMC Taiwan Semiconductor Manufacturing Corporation
TSMC Traffic Systems Management Center
TSMC Toll Station Management Controller
TSMC Transportation Supply Maintenance Command
TSMC Technical Services Manager Code
 Reference Flow 6.0 for accurate analysis of MTCMOS power-gating off-state leakage current and impact of power-up/power-down on timing (see related press release dated June 9, 2005, "Apache Supports TSMC Reference Flow 6.0 with Dynamic Power Integrity for Advanced Low Power Designs").

--Nspice-PI, a high performance, high capacity Spice simulator (1) Software that enables the execution of an application written for a different computer environment. Same as emulator.

(2) Software that models the interactions of hypothetical or real-world objects or business processes.
 for large-scale system I/O (Input/Output) The transfer of data between the CPU and a peripheral device. Every transfer is an output from one device and an input to another. See PC input/output.

I/O - Input/Output
 simulations, such as DDR (Double Data Rate) Refers to an SDRAM memory chip that increases performance by doubling the effective data rate of the frontside bus. For more details, see SDRAM.

DDR - Double Data Rate Random Access Memory
 interfaces.

--PsiWinder (NEW), the industry's first automated Spice timing sign-off solution for clock networks and critical paths with concurrent power and signal integrity effects (see related press release dated June 6, 2005, "Apache Introduces PsiWinder, a Complete Power and Signal Integrity Timing Sign-off Solution").

Apache Panel Participation:

--"EDA (1) (Electronic Design Automation) Using the computer to design, lay out, verify and simulate the performance of electronic circuits on a chip or printed circuit board.  Serial Aquirees: You Can Run, but You Can't Hide" by Keith Mueller, VP of worldwide sales and marketing on Monday, June 13, at 3:00 p.m., DAC pavilion -- booth #2269

--"Should Our Power Approach be Current?" by Andrew Yang, CEO (1) (Chief Executive Officer) The highest individual in command of an organization. Typically the president of the company, the CEO reports to the Chairman of the Board.  on Thursday, June 16, at 8:30 a.m., room 210CD

For more information and to register online for the suite presentation and demos, visit Apache's website at http://www.apache-da.com/news_events/events.htm.

About Apache Design Solutions

Apache is a provider of innovative next-generation physical power integrity software that accelerates the design process and guarantees the reliability of high performance system-on-a-chip designs. By providing tools for power, timing, and system I/O integrity, Apache enables leading networking, wireless, communication, consumer, and semiconductor companies to develop highly competitive and reliable products. With minimal setup, Apache's physical design integrity products are used early in the design process for 130 nanometer designs and below, delivering the highest standards of computational performance, capacity handling, and integrity. For more information, including a white paper on dynamic analysis, visit www.apache-da.com.

Apache Design Solutions, NSPICE, PsiWinder, RedHawk-SDL, RedHawk-EV, SkyHawk, and Vectorless Dynamic are trademarks of Apache Design Solutions, Inc.
COPYRIGHT 2005 Business Wire
No portion of this article can be reproduced without the express written permission from the copyright holder.
Copyright 2005, Gale Group. All rights reserved. Gale Group is a Thomson Corporation Company.

 Reader Opinion

Title:

Comment:



 

Article Details
Printer friendly Cite/link Email Feedback
Publication:Business Wire
Date:Jun 9, 2005
Words:417
Previous Article:Clean Diesel Technologies Annual General Meeting in London.
Next Article:TANDBERG 6000 MXP Codec Named 'Best Audio/Video Conferencing Product' at InfoComm 2005.



Related Articles
Teradiant takes SI in stride with sequence's Cooltime.(... has selected Sequence Design's CoolTime for signal-integrity signoff)
Worldwide Adoption of Apache's Complete Dynamic Power Integrity Solution Drives Record Q1 Sales; RedHawk Customers Achieve More Than 100 Production...
Apache Introduces PsiWinder, a Combined Power and Signal Integrity Timing Sign-off Solution.
Apache Achieves Record Breaking Q2 Sales.
Apache's Latest Release of RedHawk-EV Delivers Higher Performance and Capacity.
Apache Achieves Record Q2 Sales and Signs Major Partnership Deal for 45nm Designs.
Apache Closes a Record Fourth Quarter with Continued Profitability.
Apache Design Solutions Starts Off Strong in 2007 with Record Sales.(Financial report)
Apache Design Solutions to Hold In-Suite Technical Tutorials on Dynamic Power Analysis and Full-chip Clock Jitter Analysis at DAC.
Apache Design Solutions CEO Andrew Yang to Participate in DAC Pavilion Panel - "EDA Exit Strategies: What's Next?".

Terms of use | Copyright © 2009 Farlex, Inc. | Feedback | For webmasters | Submit articles